DATA SHEET



MOS INTEGRATED CIRCUIT μ PD16634A

300-OUTPUT TFT-LCD SOURCE DRIVER (COMPATIBLE WITH 64 GRAY SCALE)

DESCRIPTION

The μ PD16634A is a source driver for TFT-LCDs capable of dealing with displays 64 gray scales. Data input is based on digital input configured as 6 bits by 6 dots (2 pixels), which can realize a full-color display of 260,000 colors by output of 64 values γ -corrected by an internal D/A converter and 5-by-2 external power modules. Because the

★ output dynamic range is as large as Vss2+0.1 V to VDD2-0.1 V, level inversion operation of the LCD's common electrode is rendered unnecessary. Also to be able to deal with dot-line inversion when mounted on a single side, this source driver equipped with a built-in 6-bit D/A converter circuit whose odd output pins and even output pins respectively output gray scale voltages of differing polarity. Assuring a maximum clock frequent of 40 MHz when driving at 3.0 V, this driver is applicable to XGA-standard TFT-LCD panels.

FEATURES

- 300 outputs
- CMOS level input
- Input of 6 bits (gradation data) by 6 dots
- Capable of outputting 64 values by means of 5-by-2 external power modules (10 units) and a D/A converter
- Output dynamic range : Vss2+0.1 V to VDD2-0.1 V
- ★ Logic part supply voltage (VDD1) : 3.3 V ± 0.3 V
- ★ Driver part supply voltage (VDD2) : 8.0 V ± 0.5 V
 - High-speed data transfer: fMAX=40 MHz MIN.(internal data transfer rate when operating at 3.0 V)
 - Output voltage polarity inversion is possible (POL)
 - Display data inversion function (POL2)
 - Single bank arrangement is possible(loaded with slim TCP).

ORDERING INFORMATION


Part Number	Package				
μPD16634AN-xxx	TCP (TAB package)				

Remark The TCP's external shape is customized. To order your TCP's external shape, please contact a NEC salesperson.

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version. Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.

1. BLOCK DIAGRAM


NEC




Remark /xxx indicates active low signal.

★ 2. RELATIONSHIP BETWEEN OUTPUT CIRCUIT AND D/A CONVERTER

NEC



3. PIN CONFIGURATION (µPD16634AN-xxx)



Caution This figure does not specify the TCP package. Therefore POL2 pins can be reduced by opening or short-circuiting to Vss2 by TCP wiring. POL2 pin can short to Vss1 on TCP. So when you not use "data inversion function", can reduce input pins.

Data Sheet S12595EJ2V0DS00

4. PIN FUNCTIONS

Pin Symbol	Pin Name	Description
S1 to S300	Driver output	The D/A converted 64-gray-scale analog voltage is output
Doo to Do5	Display data input	The display data is input with a width of 36 bits, viz., the gray scale data
D10 to D15		(6 bits) by 6 dots (2 pixels).
D20 to D25		Dx0 : LSB, Dx5 : MSB
D ₃₀ to D ₃₅		
D40 to D45		
D50 to D55		
R,/L	Shift direction switching input	These refer to the start pulse input/output pins when cascades are connected. The shift directions of the shift registers are as follows. $R,/L = H : STHR$ input, $S_1 \rightarrow S_{300}$, STHL output $R,/L = L : STHL$ input, $S_{300} \rightarrow S_1$, STHR output
STHR	Right shift start pulse	R,/L = H: Becomes the start pulse input pin.
	input/output	$R_{1}/L = L$: Becomes the start pulse output pin.
STHL	Left shift start pulse input/output	$R_{L} = H$: Becomes the start pulse input pin.
CLK	Shift clock input	R,/L = L: Becomes the start pulse output pin. Refers to the shift register's shift clock input. The display data is incorporated into the data register at the rising edge. At the rising edge of the 50th clock after the start pulse input, the start pulse output reaches the high level, thus becoming the start pulse of the next-level driver. The initial- level driver's 50th clock becomes valid as the next-level driver's start pulse is input. If 52 clock pulses are input after input of the start pulse, input of display data is halted automatically. The contents of the shift register are cleared at the STB's rising edge.
STB	Latch input	The contents of the data register are transferred to the latch at the rising edge. And, at the falling edge, the gray scale voltage is supplied to the driver. It is necessary to ensure input of one pulse per horizontal period.
POL	Polarity input	POL = L ; The S _{2n-1} output uses V ₀ to V ₄ as the reference supply; and the S _{2n} output uses V ₅ to V ₉ as the reference supply. POL = H ; The S _{2n-1} output uses V ₅ to V ₉ as the reference supply; and the S _{2n} output uses V ₀ to V ₄ as the reference supply. S _{2n-1} indicates the odd output; and S _{2n} indicates the even output. Input of the POL signal is allowed the setup time (t _{POL-STB}) with respect to STB's rising edge.
POL2	Data inversion input	POL2 = H : Display data is inverted. POL2 = L : Display data is not inverted.
V ₀ to V ₉	γ-corrected power supplies	Input the γ -corrected power supplies from outside by using operational amplifier. Make sure to maintain the following relationships. During the gray scale voltage output, be sure to keep the gray scale level power supply at a constant level. V _{DD2} > V ₀ > V ₁ > V ₂ > V ₃ > V ₄ > V ₅ > V ₆ > V ₇ > V ₈ > V ₉ > V _{SS2}
TEST	Test pin	Set it to open.
VDD1	Logic circuit power supply	3.3 V ± 0.3 V
Vdd2	Driver circuit power supply	8.0 V ± 0.5 V
V _{SS1}	Logic ground	Grounding
	0.0	<u> </u>

Cautions 1. The power start sequence must be VDD1, logic input, and VDD2 & V0 to V9 in that order. Reverse this sequence to shut down.(Simultaneous power application to VDD2 and V0 to V9 is possible.)

2. To stabilize the supply voltage, please be sure to insert 0.1 μ F bypass capacitor between V_{DD1}-V_{SS1} and V_{DD2}-V_{SS2}. Furthermore, for increase precision of the D/A converter, insertion of a bypass capacitor of about 0.01 μ F is also advised between the γ -corrected power supply terminals(V₀,V₁,V₂...,V₉) and V_{SS2}.

3. We recommend to use Operational Amplifier to lower input impedance of γ corrected voltage.

5. RELATIONHIP BETWEEN INPUT DATA AND OUTPUT VOLTAGE VALUE

This product incorporates a 6-bit D/A converter whose odd output pins and even output pins output respectively gray scale voltages of differing polarity with respect to the LCD's counter electrode (common electrode) voltage. The D/A converter consists of ladder resistors and switches. The ladder resistors ro to r62 are so designed that the ratios between the LCD panel's γ -corrected voltages and Vo' to V63', Vo" to V63" are roughly equal; and their respective resistance values are as shown in Table 6-1. Among the 5-by 2 γ -corrected voltages, input gray scale voltages of the same polarity with respect to the common voltage, for the respective five γ -corrected voltages of Vo to V4 and V5 to V9. If fine gray scale voltage precision is not necessary, the voltage follower circuit supplied to the γ -corrected power supplies V1 to V3 and V6 to V8 can be deleted.

Figure 5-1 shows the relationship between the driving voltages such as liquid-crystal driving voltages VDD2 and VSS2, common electrode potential VCOM, and γ -corrected voltages V0 to V9 and the input data. Be sure to maintain the voltage relationships of VDD2 > V0 > V1 > V2 > V3 > V4 > V5 > V6 > V7 > V8 > V9 > VSS2. Figure 6-1 and 6-2 show the relationship between the input data and the output data.

This driver IC is designed for single-sided mounting. Therefore, please do not use it for γ -corrected power supply level inversion in double-sided mounting.




Figure 5-1. Relationship between Input Data and Output Voltage

Data Sheet S12595EJ2V0DS00

6

6. RESISTOR STRINGS

NEC

Figure 6-1. Relationship Between Input Data and Output Voltage : VDD2 > V0 > V1 > V2 > V3 > V4 > V5, POL2 = L

]	Data	D _{Y5}	Dx4	Dx3	D _{Y2}	D _{X1}	Dxo		Output Voltage
$V_{0} \xrightarrow{r_{0}} V_{0}'$ $r_{1} \xrightarrow{r_{1}} V_{2}'$ $r_{2} \xrightarrow{r_{2}} V_{3}'$ $r_{3} \xrightarrow{r_{3}}$	00H 01H 02H 03H 04H 05H 06H 07H	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0	0 0 0 1 1 1	0 0 1 1 0 0 1 1	0 1 0 1 0 1 0 1	V0' V1' V2' V3' V4' V5' V6' V7'	$\begin{array}{c} V_{0} \\ V_{1} + (V_{0} - V_{1}) \times 7250/8050 \\ V_{1} + (V_{0} - V_{1}) \times 6500/8050 \\ V_{1} + (V_{0} - V_{1}) \times 5800/8050 \\ V_{1} + (V_{0} - V_{1}) \times 5150/8050 \\ V_{1} + (V_{0} - V_{1}) \times 4550/8050 \\ V_{1} + (V_{0} - V_{1}) \times 4000/8050 \\ V_{1} + (V_{0} - V_{1}) \times 3450/8050 \end{array}$
$V_{1} \xrightarrow{\Gamma_{15}} V_{15}'$ $V_{1} \xrightarrow{\Gamma_{15}} V_{16}'$ V_{17}'	08H 09H 0AH 0BH 0CH 0DH 0EH 0FH	0 0 0 0 0 0 0	0 0 0 0 0 0 0	1 1 1 1 1 1 1	0 0 0 1 1 1	0 0 1 0 0 1 1	0 1 0 1 0 1 0	V8' V9' V10' V11' V12' V13' V14' V15'	$\begin{array}{l} V_1 + (V_0 - V_1) \times \ 2950/8050 \\ V_1 + (V_0 - V_1) \times \ 2450/8050 \\ V_1 + (V_0 - V_1) \times \ 2050/8050 \\ V_1 + (V_0 - V_1) \times \ 1650/8050 \\ V_1 + (V_0 - V_1) \times \ 1300/8050 \\ V_1 + (V_0 - V_1) \times \ 950/8050 \\ V_1 + (V_0 - V_1) \times \ 600/8050 \\ V_1 + (V_0 - V_1) \times \ 300/8050 \end{array}$
r ₁₇ ↓ V ₃₁ '	10H 11H 12H 13H 14H 15H 16H 17H	0 0 0 0 0 0 0	1 1 1 1 1 1 1	0 0 0 0 0 0 0	0 0 0 1 1 1	0 1 1 0 0 1	0 1 0 1 0 1 0 1	V16' V17' V18' V19' V20' V21' V22' V22' V23'	$ \begin{array}{c} V_1 \\ V_2 + (V_1 - V_2) \times \ 2450/2750 \\ V_2 + (V_1 - V_2) \times \ 2200/2750 \\ V_2 + (V_1 - V_2) \times \ 1950/2750 \\ V_2 + (V_1 - V_2) \times \ 1700/2750 \\ V_2 + (V_1 - V_2) \times \ 1500/2750 \\ V_2 + (V_1 - V_2) \times \ 1300/2750 \\ V_2 + (V_1 - V_2) \times \ 1100/2750 \\ \end{array} $
$V_2 \xrightarrow{r_{32}} V_{32'}$	18H 19H 1AH 1BH 1CH 1DH 1EH 1FH	0 0 0 0 0 0 0 0	1 1 1 1 1 1 1	1 1 1 1 1 1	0 0 0 1 1 1	0 0 1 1 0 0 1 1	0 1 0 1 0 1 0 1	V24' V25' V26' V27' V28' V29' V30' V31'	$\begin{array}{l} V_2 + (V_1 - V_2) \times & 950/2750 \\ V_2 + (V_1 - V_2) \times & 800/2750 \\ V_2 + (V_1 - V_2) \times & 650/2750 \\ V_2 + (V_1 - V_2) \times & 500/2750 \\ V_2 + (V_1 - V_2) \times & 400/2750 \\ V_2 + (V_1 - V_2) \times & 300/2750 \\ V_2 + (V_1 - V_2) \times & 200/2750 \\ V_2 + (V_1 - V_2) \times & 100/2750 \end{array}$
$V_{3} \xrightarrow{r_{46}} V_{47}'$ $V_{3} \xrightarrow{r_{47}} V_{48}'$ $r_{48} V_{49}'$ $r_{49} $	20H 21H 22H 23H 24H 25H 26H 27H	1 1 1 1 1 1 1	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0	0 0 0 1 1 1 1	0 0 1 1 0 0 1 1	0 1 0 1 0 1 0 1	V32' V33' V34' V35' V36' V37' V38' V39'	$ \begin{array}{c} V_2 \\ V_3 + (V_2 - V_3) \times \ 1500/1600 \\ V_3 + (V_2 - V_3) \times \ 1400/1600 \\ V_3 + (V_2 - V_3) \times \ 1300/1600 \\ V_3 + (V_2 - V_3) \times \ 1200/1600 \\ V_3 + (V_2 - V_3) \times \ 1100/1600 \\ V_3 + (V_2 - V_3) \times \ 1000/1600 \\ V_3 + (V_2 - V_3) \times \ 900/1600 \\ \end{array} $
re0 ↓ Ve1' re1 ↓ Ve2'	28H 29H 2AH 2BH 2CH 2DH 2EH 2FH	1 1 1 1 1 1 1	0 0 0 0 0 0 0 0	1 1 1 1 1 1 1	0 0 0 1 1 1	0 0 1 1 0 0 1 1	0 1 0 1 0 1 0 1	V40' V41' V42' V43' V44' V45' V46' V46' V47'	$\begin{array}{l} V_3 + (V_2 - V_3) \times & 800/1600 \\ V_3 + (V_2 - V_3) \times & 700/1600 \\ V_3 + (V_2 - V_3) \times & 600/1600 \\ V_3 + (V_2 - V_3) \times & 500/1600 \\ V_3 + (V_2 - V_3) \times & 400/1600 \\ V_3 + (V_2 - V_3) \times & 300/1600 \\ V_3 + (V_2 - V_3) \times & 200/1600 \\ V_3 + (V_2 - V_3) \times & 100/1600 \end{array}$
$V_4 \xrightarrow{r_{62}} V_{63}$ $V_5 \xrightarrow{r_{62}} V_{63}$	30H 31H 32H 33H 34H 35H 36H 37H	1 1 1 1 1 1	1 1 1 1 1 1 1	0 0 0 0 0 0 0	0 0 0 1 1 1	0 0 1 0 0 1 1	0 1 0 1 0 1 0 1	V48' V49' V50' V51' V52' V53' V54' V55'	$\begin{array}{c} V_3 \\ V_4 + (V_3 - V_4) \times \ 3350/3450 \\ V_4 + (V_3 - V_4) \times \ 3250/3450 \\ V_4 + (V_3 - V_4) \times \ 3150/3450 \\ V_4 + (V_3 - V_4) \times \ 3050/3450 \\ V_4 + (V_3 - V_4) \times \ 2950/3450 \\ V_4 + (V_3 - V_4) \times \ 2800/3450 \\ V_4 + (V_3 - V_4) \times \ 2650/3450 \end{array}$
	38H 39H 3AH 3BH 3CH 3DH 3EH 3FH	1 1 1 1 1 1	1 1 1 1 1 1 1	1 1 1 1 1 1	0 0 0 1 1 1	0 0 1 1 0 0 1	0 1 0 1 0 1 0 1	V56' V57' V58' V60' V60' V61' V62' V63'	$\begin{array}{l} V_4 + (V_3 - V_4) \times \ 2500/3450 \\ V_4 + (V_3 - V_4) \times \ 2300/3450 \\ V_4 + (V_3 - V_4) \times \ 2100/3450 \\ V_4 + (V_3 - V_4) \times \ 1850/3450 \\ V_4 + (V_3 - V_4) \times \ 1600/3450 \\ V_4 + (V_3 - V_4) \times \ 1300/3450 \\ V_4 + (V_3 - V_4) \times \ 800/3450 \\ V_4 \end{array}$

V4	r62 → V62' → V63'	
V5		
V ₆	$ \begin{array}{c c} & & & \\ \hline r 48 & & & \\ \hline r 47 & & & \\ \hline r 47 & & & \\ \hline r 46 & & \\ \hline r 46$	
V7	r33 r32 r32 r31 r31 r31 r31 r31 r31 r31 r31 r31 r31 r31 r32 r31 r31 r32 r31 r32 r31 r32 r31	
V8	[17] [17] [16] [17] [16] [17] [17] [17] [17] [17] [17] [17] [17] [17] [17] [17] [17] [17] [17] [16] [17] [16] [17] [16] [17] [16] [17] [16] [17] [16] [17] [16] [17] [16] [17] [16] [17] [16] [17] [17] [16] [17]	
V9	r3 r2 V3" r2 V2" r1 V1" r0 V0"	

Figure 6-2. Relationship Between Input Data and Output Voltage	$V_{4} > V_{5} > V_{6} > V_{7} > V_{8} > V_{9} > V_{SS2}$, POL2 = L
--	--

Data	Dx5	D _{X4}	D _{X3}	Dx2	D _{X1}	Dx0		Output Voltage
00H 01H 02H 03H 04H 05H 06H 07H	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0	0 0 0 0 0 0 0	0 0 0 1 1 1	0 1 1 0 0 1	0 1 0 1 0 1 0	Vo" V1" V2" V3" V4" V5" V6" V7"	$\begin{array}{c} V_9 \\ V_9 + (V_8 - V_9) \times 800/8050 \\ V_9 + (V_8 - V_9) \times 1550/8050 \\ V_9 + (V_8 - V_9) \times 2250/8050 \\ V_9 + (V_8 - V_9) \times 2900/8050 \\ V_9 + (V_8 - V_9) \times 3500/8050 \\ V_9 + (V_8 - V_9) \times 4050/8050 \\ V_9 + (V_8 - V_9) \times 4600/8050 \end{array}$
08H 09H 0AH 0BH 0CH 0DH 0EH 0FH	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0	1 1 1 1 1 1 1	0 0 0 1 1 1	0 0 1 1 0 0 1	0 1 0 1 0 1 0 1	V8" V9" V10" V11" V12" V13" V13" V14" V15"	$\begin{array}{l} V_9 + (V_8 - V_9) \times 5100/8050 \\ V_9 + (V_8 - V_9) \times 5600/8050 \\ V_9 + (V_8 - V_9) \times 6000/8050 \\ V_9 + (V_8 - V_9) \times 6400/8050 \\ V_9 + (V_8 - V_9) \times 6750/8050 \\ V_9 + (V_8 - V_9) \times 7100/8050 \\ V_9 + (V_8 - V_9) \times 7450/8050 \\ V_9 + (V_8 - V_9) \times 7750/8050 \end{array}$
10H 11H 12H 13H 14H 15H 16H 17H	0 0 0 0 0 0 0 0	1 1 1 1 1 1	0 0 0 0 0 0 0 0	0 0 0 1 1 1	0 0 1 1 0 0 1 1	0 1 0 1 0 1 0 1	V16" V17" V18" V19" V20" V21" V22" V22" V22"	$\begin{array}{l} V_8 \\ V_8 + (V_7 - V_8) \ \times \ 300/2750 \\ V_8 + (V_7 - V_8) \ \times \ 550/2750 \\ V_8 + (V_7 - V_8) \ \times \ 800/2750 \\ V_8 + (V_7 - V_8) \ \times \ 1050/2750 \\ V_8 + (V_7 - V_8) \ \times \ 1250/2750 \\ V_8 + (V_7 - V_8) \ \times \ 1450/2750 \\ V_8 + (V_7 - V_8) \ \times \ 1650/2750 \end{array}$
18H 19H 1AH 1BH 1CH 1DH 1EH 1FH	0 0 0 0 0 0 0 0	1 1 1 1 1 1 1	1 1 1 1 1 1 1	0 0 0 1 1 1	0 0 1 1 0 0 1 1	0 1 0 1 0 1 0 1	V24" V25" V26" V27" V28" V29" V29" V30" V31"	$\begin{array}{l} V_8 + (V_7 - V_8) \times 1800/2750 \\ V_8 + (V_7 - V_8) \times 1950/2750 \\ V_8 + (V_7 - V_8) \times 2100/2750 \\ V_8 + (V_7 - V_8) \times 2250/2750 \\ V_8 + (V_7 - V_8) \times 2350/2750 \\ V_8 + (V_7 - V_8) \times 2450/2750 \\ V_8 + (V_7 - V_8) \times 2550/2750 \\ V_8 + (V_7 - V_8) \times 2650/2750 \end{array}$
20H 21H 22H 23H 24H 25H 26H 27H	1 1 1 1 1 1 1	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0	0 0 0 1 1 1	0 0 1 1 0 0 1 1	0 1 0 1 0 1 0 1	V32'' V33'' V34'' V35'' V36'' V37'' V38'' V38'' V39''	$ \begin{array}{c} V_7 \\ V_7 + (V_6 - V_7) \times 100/1600 \\ V_7 + (V_6 - V_7) \times 200/1600 \\ V_7 + (V_6 - V_7) \times 300/1600 \\ V_7 + (V_6 - V_7) \times 400/1600 \\ V_7 + (V_6 - V_7) \times 500/1600 \\ V_7 + (V_6 - V_7) \times 600/1600 \\ V_7 + (V_6 - V_7) \times 700/1600 \\ \end{array} $
28H 29H 2AH 2BH 2CH 2DH 2EH 2FH	1 1 1 1 1 1 1	0 0 0 0 0 0 0 0	1 1 1 1 1 1	0 0 0 1 1 1	0 0 1 1 0 0 1 1	0 1 0 1 0 1 0	V40'' V41'' V42'' V43'' V44'' V44'' V45'' V46'' V46'' V47''	$ \begin{array}{l} V_7 + (V_6 - V_7) \times 800/1600 \\ V_7 + (V_6 - V_7) \times 900/1600 \\ V_7 + (V_6 - V_7) \times 1000/1600 \\ V_7 + (V_6 - V_7) \times 1100/1600 \\ V_7 + (V_6 - V_7) \times 1200/1600 \\ V_7 + (V_6 - V_7) \times 1400/1600 \\ V_7 + (V_6 - V_7) \times 1500/1600 \\ \end{array} $
30H 31H 32H 33H 34H 35H 36H 37H	1 1 1 1 1 1 1	1 1 1 1 1 1 1	0 0 0 0 0 0 0 0	0 0 0 1 1 1	0 0 1 1 0 0 1 1	0 1 0 1 0 1 0 1	V48" V49" V50" V51" V52" V53" V54" V55"	$\begin{array}{c} V_6 \\ V_6 + (V_5 - V_6) \times 100/3450 \\ V_6 + (V_5 - V_6) \times 200/3450 \\ V_6 + (V_5 - V_6) \times 300/3450 \\ V_6 + (V_5 - V_6) \times 400/3450 \\ V_6 + (V_5 - V_6) \times 500/3450 \\ V_6 + (V_5 - V_6) \times 650/3450 \\ V_6 + (V_5 - V_6) \times 800/3450 \end{array}$
38H 39H 3AH 3BH 3CH 3DH 3EH 3FH	1 1 1 1 1 1	1 1 1 1 1 1	1 1 1 1 1 1	0 0 0 1 1 1	0 0 1 1 0 0 1	0 1 0 1 0 1 0	V56" V57" V58" V59" V60" V61" V61" V62" V63"	$\begin{array}{l} V_6 + (V_5 - V_6) \ \times \ 950/3450 \\ V_6 + (V_5 - V_6) \ \times \ 1150/3450 \\ V_6 + (V_5 - V_6) \ \times \ 1350/3450 \\ V_6 + (V_5 - V_6) \ \times \ 1600/3450 \\ V_6 + (V_5 - V_6) \ \times \ 1850/3450 \\ V_6 + (V_5 - V_6) \ \times \ 2150/3450 \\ V_6 + (V_5 - V_6) \ \times \ 2650/3450 \\ V_5 \end{array}$

	Resistor Name	Resistance Value (Ω)	Resistor Name	Resistance Value (Ω)	
V₀, V9 —►	ro	800	ľ 32	100	✓ V2, V7
	r 1	750	Г 33	100	
	r 2	700	ľ 34	100	
	rз	650	ľ 35	100	
	r 4	600	ľ 36	100	
	r 5	550	ľ 37	100	
	r 6	550	ľ 38	100	
	r 7	500	r 39	100	
	r8	500	ľ 40	100	
	r 9	400	ľ 41	100	
	r 10	400	ľ 42	100	
	ľ 11	350	ľ 43	100	1
	ľ 12	350	ľ 44	100	1
	ľ 13	350	ľ 45	100	
	ľ 14	300	ľ 46	100	1
	ľ 15	300	ľ 47	100	
V1, V8 —►	ľ 16	300	ľ 48	100	← V3, V6
	ľ 17	250	ľ 49	100	
	ľ 18	250	r 50	100	
	ľ 19	250	ľ 51	100	
	r 20	200	ľ 52	100	
	ľ 21	200	ľ 53	150	
	ľ 22	200	ľ 54	150	
	ľ 23	150	ľ 55	150	
	ľ 24	150	ľ 56	200	
	ľ 25	150	ľ 57	200	
	ľ 26	150	ľ 58	250	
	ľ 27	100	r 59	250	
	ľ 28	100	ľ 60	300	
	ľ 29	100	ľ 61	500	
	ľ 30	100	ľ 62	800	V4, V5
V2, V7►	ľ 31	100	Total	15850	· v4, v5

Table 6-1. Ladder Resistance Values (ro to r62) : Reference Value

V2, V7 —►

7. RELATIONSHIP BETWEEN INPUT DATA AND OUTPUT PIN

Data format : 6 bits x 2 RGBs (6 dots) Input width : 36 bits (2-pixel data)

(1) $R_{J}/L = H$ (right shift)

Output	S1	S2	S₃	S4	S₅	 S299	S300
Data	Doo to Dos	D10 to D15	D20 to D25	D30 to D35	D40 to D45	 D40 to D45	D50 to D55

(2) R,/L = L (left shift)


Output	S1	S2	S₃	S4	S₅	 S299	S 300
Data	Doo to Dos	D10 to D15	D20 to D25	D30 to D35	D40 to D45	 D40 to D45	D50 to D55

POL	S 2n-1	S _{2n}		
L	V ₀ to V ₄	V5 to V9		
н	V5 to V9	V_0 to V_4		

Remark S_{2n-1} (Odd output), S_{2n} (Even output)n = 1,2,....,150

8. RELATIONSHIP BETWEEN STB, POL, AND OUTPUT WAVEFORM

The output voltage is written to the LCD panel synchronized with the STB falling edge.




9. CAUTIONS ABOUT FRAME INVERSION


In the case of dot inversion, n frame last line and (n+1) frame first line is the same polarity. When write the same polarity twice; there are two cases as follows.

- (1) Last line output in n frame > First line output in (n+1) frame \rightarrow Positive to write
- (2) Last line output in n frame < First line output in (n+1) frame \rightarrow Not possible to write

 μ PD16634A has charge buffer and discharge buffer, so need to inversion polarity and write in the case of both ways.







Data Sheet S12595EJ2V0DS00

 \star

10. ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings (T_A = 25 °C,Vss1 = Vss2 = 0 V)

Parameter	Symbol	Ratings	Unit
Logic part supply voltage	Itage V _{DD1} –0.5 to +5.0		V
Driver part supply voltage	Vdd2	-0.5 to +10.0	V
Logic part input voltage	VI1	-0.5 to V _{DD1} + 0.5	V
Driver part input voltage	VI2	-0.5 to VDD2 + 0.5	V
Logic part output voltage	V ₀₁	-0.5 to V _{DD1} + 0.5	V
Driver part output voltage	Vo2	-0.5 to VDD2 + 0.5	V
Operating ambient temperature	TA	-10 to +75	°C
Storage temperature	Tstg	-55 to +125	°C

Caution If the absolute maximum rating of even one of the above parameters is exceeded even momentarily, the quality of the product may be degraded. Absolute maximum ratings, therefore, specify the values exceeding which the product may be physically damaged. Be sure to use the product within the range of the absolute maximum ratings.

	•				
Parameter	Symbol	MIN.	TYP.	MAX.	Unit
Logic part supply voltage	Vdd1	3.0	3.3	3.6	V
Driver part supply voltage	Vdd2	7.5	8.0	8.5	V
High-level input voltage	VIH	0.7Vdd1		V _{DD1}	V
Low-level input voltage	VIL	0		0.3Vdd1	V
γ-corrected supply voltage	Vo to V9	Vss2		V _{DD2}	V
Driver part output voltage	Vo	Vss2 + 0.1		Vdd2 - 0.1	V
Maximum clock frequency	fмах.	40			MHz

Recommended Operating Range (T_A = -10 to +75 °C, V_{SS1} = V_{SS2} = 0 V)

Parameter	Symbol	Condition		MIN.	TYP.	MAX.	Unit
Input leakage current	lı.					±1.0	μA
High-level output voltage	Vон	STHR(STHL),Io=0 mA		Vdd1-0.1			V
Low-level output voltage	Vol	STHR(STHL),Io=0 mA				0.1	V
γ -corrected supply current	Iγ	V ₀ -V ₉ = 8 V	V0,V9		0.3	0.6	mA
Driver output current	Іvoн	Vx=7 V, Vout=1 V ^{Note1}				-0.5	mA
	Ivol	Vx=1 V, Vout=7 V ^{Note1}		0.5			mA
Output voltage deviation ^{Note2}	ΔVo	Input data : 00H to 3FH			±5	±20	mV
Average output voltage variation ^{Note3}	ΔVav	Input data : 00H to 3FH			±10		mV
Output voltage range	Vo	Input data : 00H to 3FH		0.1		Vdd2-0.1	V
Logic part dynamic current consumption ^{Notes4,5}	Idd1	VDD1, when with no load			0.5	3.5	mA
Driver part dynamic current consumption ^{Notes4,5}	Idd2	VDD2, when with no load			2.2	8.0	mA

0 0 V/ · 0 0 V/ V/ 0 0 14 1 0 5 14 14 ~ \ /\

Notes 1. Vx refers to the output voltage of analog output pins S_1 to S_{300} .


Vout refers to the voltage applied to analog output pins S1 to S300.

- 2. The output voltage deviation refers to the voltage difference between adjoining output pins when the display data is the same (within the chip).
- 3. The average output voltage variation refers to the average output voltage difference between chips. The average output voltage refers to the average voltage between chips when the display data is the same.
- 4. The STB cycle is defined to be 20 μ s at fcLK = 40 MHz. The TYP. values refer to an all black or all white input pattern. The MAX. value refers to the measured values in the dot checkerboard input pattern.
- 5. Refers to the current consumption per driver when cascades are connected under the assumption of SVGA single-sided mounting (10 units).

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Start pulse delay time	tPLH1	C∟ = 25 pF		13	20	ns
Driver output delay time	tPHL2	$C_L = 125 \text{ pF}, R_L = 4 k\Omega^{\text{Note}}$		3.7	8	μs
	t PHL3			5.3	14	μs
	tPLH2			3.0	8	μs
	t PLH3			5.3	14	μs
Input capacitance	C ₁	STHR,STHL excluded, T _A = 25 °C		5.4	15	pF
	C ₂			7.6	15	pF

Switching Characteristics (T_A = -10 to +75 °C, V_{DD1} = 3.3 V \pm 0.3 V, V_{DD2} = 8.0 V \pm 0.5 V, V_{SS1} = V_{SS2} = 0 V)

Note Load condition



* *

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Clock pulse width	PWclk		25			ns
Clock pulse low period			6			ns
Clock pulse high period	PWCLK (H)		6			ns
Data setup time	tsetup1		6			ns
Data hold time			6			ns
Start pulse setup time	tsetup2		5			ns
Start pulse hold time	thold2		5			ns
Start pulse low period	t SPL		6			ns
POL2 setup time	t SETUP3		6			ns
POL2 hold time	t HOLD3		6			ns
STB pulse width	PWstb		1			μs
Data invalid period	tinv		1			CLK
Final data timing	t ldt		2			CLK
CLK-STB time	tclk-stb	CLK↑→STB↑	6			ns
STB-CLK time	tstb-clk	STB↑ →CLK↑	6			ns
Time between STB and start pulse	tsтв-sтн	STB↓ →CLK↑	60			ns
POL-STB time	t POL-STB	POL↑or↓ →STB↑	-5			ns
STB-POL time	tstb-pol	STB↓ →POL↑ or↓	6			ns


Timing Requirements (TA = -10 to +75 °C, VDD1 = 3.3 V \pm 0.3 V, Vss1 = Vss2 = 0 V, tr = tr = 8.0 ns)



μPD16634A

★ 11. SWITCHING CHARACTERISTIC WAVEFORM(R,/L= H)

Unless otherwise specified, the input level is defined to be 0.5 Vpp1.



12. RECOMMENDED MOUNTING CONDITIONS

The following conditions must be met for mounting conditions of the μ PD16634A.

For more details, refer to the Semiconductor Device Mounting Technology Manual(C10535E).

Please consult with our sales offices in case other mounting process is used, or in case the mounting is done under different conditions.

µPD16634AN-xxx : TCP(TAB Package)

Mounting Condition	Mounting Method	Condition
Thermocompression	Soldering	Heating tool 300 to 350 °C, heating for 2 to 3 sec ; pressure 100g(per
		solder)
	ACF	Temporary bonding 70 to 100 $^\circ$ C ; pressure 3 to 8 kg/cm ² ; time 3 to 5
	(Adhesive Conductive	sec. Real bonding 165 to 180 °C pressure 25 to 45 kg/cm ² time 30 to
	Film)	40secs(When using the anisotropy conductive film SUMIZAC1003 of
		Sumitomo Bakelite,Ltd).

Caution To find out the detailed conditions for mounting the ACF part, please contact the ACF manufacturing company. Be sure to avoid using two or more mounting methods at a time.

NEC

[MEMO]

NEC

[MEMO]

NOTES FOR CMOS DEVICES

1 PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

② HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

③ STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

Reference Documents

NEC Semiconductor Device Reliability/Quality Control System(C10983E) Quality Grades to NEC's Semiconductor Devices(C11531E)

- The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.
- No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.
- NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property
 rights of third parties by or arising from use of a device described herein or any other liability arising from use
 of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other
 intellectual property rights of NEC Corporation or others.
- Descriptions of circuits, software, and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software, and information in the design of the customer's equipment shall be done under the full responsibility of the customer. NEC Corporation assumes no responsibility for any losses incurred by the customer or third parties arising from the use of these circuits, software, and information.
- While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.
- NEC devices are classified into the following three quality grades:
 "Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a
 customer designated "quality assurance program" for a specific application. The recommended applications of
 a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device
 before using it in a particular application.
 - Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
 - Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
 - Specific: Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.

M7 98.8

NEC