INTEGRATED CIRCUITS



Product specification

1999 Sep 23

IC23 Data Handbook



74LVT162373

FEATURES

- 16-bit transparent latch
- 3-State buffers
- Output capability: +12 mA / -12 mA
- TTL input and output switching levels
- Input and output interface capability to systems at 5 V supply
- Bus-hold data inputs eliminate the need for external pull-up resistors to hold unused inputs
- Live insertion/extraction permitted
- Outputs include series resistance of 30 Ω making external resistors unnecessary
- Power-up reset
- Power-up 3-State
- No bus current loading when output is tied to 5 V bus
- Latch-up protection exceeds 500 mA per JEDEC Std 17
- ESD protection exceeds 2000 V per MIL STD 883 Method 3015 and 200 V per Machine Model

DESCRIPTION

The 74LVT162373 is a high-performance BiCMOS product designed for V_{CC} operation at 3.3 V.

This device is a 16-bit transparent D-type latch with non-inverting 3-State bus compatible outputs. The device can be used as two 8-bit latches or one 16-bit latch. When Latch Enable (LE) input is High, the Q outputs follow the data (D) inputs. When Latch Enable is taken Low, the Q outputs are latched at the levels of the D inputs one setup time prior to the High-to-Low transition.

The 74LVT162373 is designed with 30 Ω series resistance in both the High and Low states of the output. This design reduces the noise in applications such as memory address drivers, clock drivers, and bus receivers/transmitters.

SYMBOL	PARAMETER	CONDITIONS T _{amb} = 25 °C	TYPICAL	UNIT
t _{PLH} t _{PHL}	Propagation delay nDx to nQx	C _L = 50 pF; V _{CC} = 3.3 V	3.0	ns
C _{IN}	Input capacitance	V _I = 0 V or 3.0 V	3	pF
C _{OUT}	Output capacitance	Outputs disabled; $V_0 = 0 V \text{ or } 3.0 V$	9	pF
Iccz	Total supply current	Outputs disabled; V_{CC} = 3.6 V	70	μΑ

ORDERING INFORMATION

QUICK REFERENCE DATA

PACKAGES	TEMPERATURE RANGE	ORDERING CODE	DWG NUMBER
48-Pin Plastic SSOP Type III	–40 °C to +85 °C	74LVT162373 DL	SOT370-1
48-Pin Plastic TSSOP Type II	–40 °C to +85 °C	74LVT162373 DGG	SOT362-1

74LVT162373

PIN CONFIGURATIO	N		
10E 1		48	1LE
1Q0 2		47	1D0
1Q1 3		46	1D1
GND 4		45	GND
1Q2 5		44	1D2
1Q3 6		43	1D3
V _{CC} 7	-	42	VCC
1Q4 8		41	1D4
1Q5 g		40	1D5
GND 1	D	39	GND
1Q6 1	1	38	1D6
1Q7 1	2	37	1D7
2Q0 1	3	36	2D0
2Q1 1	4	35	2D1
GND 1	5	34	GND
2Q2 1	6	33	2D2
2Q3 1	7	32	2D3
V _{CC} 1	В	31	VCC
2Q4 1	9	30	2D4
2Q5 2	D	29	2D5
GND 2	1	28	GND
2Q6 2	2	27	2D6
2Q7 2	3	26	2D7
20E 2	4	25	2LE
	L	SAC	00043

PIN DESCRIPTION

PIN NUMBER	SYMBOL	FUNCTION
47, 46, 44, 43, 41, 40, 38, 37, 36, 35, 33, 32, 30, 29, 27, 26	1D0 – 1D7 2D0 – 2D7	Data inputs
2, 3, 5, 6, 8, 9, 11, 12, 13, 14, 16, 17, 19, 20, 22, 23	1Q0 – 1Q7 2Q0 – 2Q7	Data outputs
1, 24	1 <u>0E</u> , 2 <u>0E</u>	Output Enable inputs (active-Low)
48, 25	1LE, 2LE	Latch Enable inputs (active-High)
4, 10, 15, 21, 28, 34, 39, 45 GND Ground (0V)		Ground (0V)
7, 18, 31, 42	V _{CC}	Positive supply voltage

LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)

$1\overline{OE}$ 1 1EN $1LE$ 48 C3 $2\overline{OE}$ 24 C4 $2\overline{OE}$ 24 C4 $1D1$ 47 3D 1∇ 2 $1D1$ 47 3D 1∇ 2 $1D3$ 44 5 103 $1D4$ 43 6 104 $1D5$ 41 8 105 $1D6$ 40 9 106 $1D7$ 38 11 107 $1D8$ 37 12 108 $2D1$ 36 4D 2 ∇ 13 201 $2D2$ 35 14 202 203 33 16 203 $2D4$ 32 17 204 205 206 29 200 206 $2D7$ 27 22 207 22 207 22 207 208 26 23 208 23 208 208		`	,			
$10L$ 48 C3 $2OE$ 24 $2EN$ $2CE$ 24 $2EN$ $2LE$ 25 $C4$ $1D1$ 47 $3D$ 1∇ 2 $1D2$ 46 3 $1Q2$ $1D3$ 44 5 $1Q3$ $1D4$ 43 6 $1Q4$ $1D5$ 41 8 $1Q5$ $1D6$ 40 9 $1Q6$ $1D7$ 38 111 $1Q7$ $1D8$ 37 12 $1Q8$ $2D1$ 36 $4D$ 2∇ 13 $2Q1$ $2D2$ 35 144 $2Q2$ $2Q3$ 204 202 203 $2D4$ 32 177 $2Q4$ 205 200 $2Q6$ 29 200 $2Q6$ 207 222 $2Q7$						
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	1 0E	1	1EN			
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	1LE	48	C3			
47 $3D$ 1∇ 2 $1Q1$ $1D2$ 46 3 $1Q2$ $1D3$ 44 5 $1Q3$ $1D4$ 43 6 $1Q4$ $1D5$ 41 8 $1Q5$ $1D6$ 40 9 $1Q6$ $1D7$ 38 11 $1Q7$ $1D8$ 37 12 $1Q8$ $2D1$ 36 $4D$ 2∇ 13 $2Q1$ $2D2$ 35 144 $2Q2$ 203 33 166 $2Q3$ $2D4$ 32 177 $2Q4$ 205 206 29 200 $2Q6$ $2D7$ 277 22 $2Q7$ 222 $2Q7$	2 0E	24	2EN			
1D1 46 3 $1Q2$ $1D2$ 46 3 $1Q2$ $1D3$ 44 5 $1Q3$ $1D4$ 43 6 $1Q4$ $1D5$ 41 8 $1Q5$ $1D6$ 40 9 $1Q6$ $1D7$ 38 11 $1Q7$ $1D8$ 37 12 $1Q8$ $2D1$ 36 $4D$ $2V$ 13 $2Q1$ $2D2$ 35 14 $2Q2$ 203 203 204 202 203 205 206 29 200 $2Q6$ 207 222 $2Q7$ 222 $2Q7$ $2D6$ 29 200 $2Q6$ 207 222 $2Q7$ $2D6$ 29 200 $2Q6$ 227 222 $2Q7$	2LE	25	C4			
1D1 46 3 $1Q2$ $1D2$ 46 3 $1Q2$ $1D3$ 44 5 $1Q3$ $1D4$ 43 6 $1Q4$ $1D5$ 41 8 $1Q5$ $1D6$ 40 9 $1Q6$ $1D7$ 38 11 $1Q7$ $1D8$ 37 12 $1Q8$ $2D1$ 36 $4D$ $2V$ 13 $2Q1$ $2D2$ 35 14 $2Q2$ 203 203 204 202 203 205 206 29 200 $2Q6$ 207 222 $2Q7$ 222 $2Q7$ $2D6$ 29 200 $2Q6$ 207 222 $2Q7$ $2D6$ 29 200 $2Q6$ 227 222 $2Q7$						
102 44 5 103 104 43 6 104 105 41 8 105 106 40 9 106 107 38 111 107 108 37 12 108 $2D1$ 36 $4D$ 2∇ 13 201 $2D2$ 35 144 202 203 203 204 203 $2D4$ 32 177 204 205 206 29 200 206 $2D7$ 277 222 207 202 206 $2D7$ 277 222 207 202 206	1D1		3D	1 ∇		1Q1
$1D4$ 43 6 $1Q4$ $1D5$ 41 8 $1Q5$ $1D6$ 40 9 $1Q6$ $1D7$ 38 11 $1Q7$ $1D8$ 37 12 $1Q8$ $2D1$ 36 $4D$ 2∇ 13 $2Q1$ $2D3$ 33 16 $2Q3$ $2D4$ 32 17 $2Q4$ $2D5$ 30 19 $2Q5$ $2D6$ 29 20 $2Q6$ $2D7$ 22 $2Q7$	1D2					1Q2
$1D5$ 41 8 $1Q5$ $1D6$ 40 9 $1Q6$ $1D7$ 38 11 $1Q7$ $1D8$ 37 12 $1Q8$ $2D1$ 36 $4D$ 2∇ 13 $2Q1$ $2D2$ 35 14 $2Q2$ 203 33 16 $2Q3$ $2D4$ 32 17 $2Q4$ $2D5$ 30 19 $2Q5$ $2D6$ 29 20 $2Q6$ $2D7$ 22 $2Q7$	1D3	44			5	1Q3
106 40 9 $1Q6$ $1D6$ 38 11 $1Q7$ $1D7$ 38 11 $1Q7$ $1D8$ 37 12 $1Q8$ $2D1$ 36 $4D$ 2∇ 13 $2Q1$ $2D2$ 35 14 $2Q2$ $2D3$ 33 16 $2Q3$ $2D4$ 32 17 $2Q4$ $2D5$ 30 19 $2Q5$ $2D6$ 29 20 $2Q6$ $2D7$ 27 22 $2Q7$	1D4	43			6	1Q4
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	1D5	41			8	1Q5
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	1D6	40			9	1Q6
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	1D7	38		_	11	1Q7
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	1D8	37			12	1Q8
2D2 35 14 2Q2 2D3 33 16 2Q3 2D4 32 17 2Q4 2D5 30 19 2Q5 2D6 29 20 2Q6 2D7 27 22 2Q7	2D1	36	4D	2 ∇		
2D3 33 16 2Q3 2D4 32 17 2Q4 2D5 30 19 2Q5 2D6 29 20 2Q6 2D7 27 22 2Q7		35				
2D4 32 17 2Q4 2D5 30 19 2Q5 2D6 29 20 2Q6 2D7 27 22 2Q7		33			10	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$						
2D6 29 20 2Q6 2D7 27 22 2Q7					10	
2D7 <u>27</u> <u>22</u> 2Q7			<u> </u>			
201					00	
208 208					00	
200	2D8	20			2	2Q8
SW00010					SWO	0010

74LVT162373

LOGIC DIAGRAM



FUNCTION TABLE

	INPUTS		INTERNAL	OUTPUTS	OPERATING MODE
nOE	nLE	nDx	REGISTER	nQ0 – nQ7	OPERATING MODE
L	H H	L H	L H	L H	Enable and read register
L	\rightarrow \rightarrow	l h	L H	L H	Latch and read register
L	L	Х	NC	NC	Hold
H H	L H	X nDx	NC nDx	Z Z	Disable outputs

H = High voltage level

h High voltage level one set-up time prior to the High-to-Low E transition =

Low voltage level L =

= Low voltage level one set-up time prior to the High-to-Low E transition 1

NC= No change

X = Don't care

High impedance "off" state High-to-Low LE transition Ζ =

 \downarrow =

SCHEMATIC OF EACH OUTPUT



74LVT162373

ABSOLUTE MAXIMUM RATINGS^{1, 2}

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V _{CC}	DC supply voltage		-0.5 to +4.6	V
I _{IK}	DC input diode current	V ₁ < 0	-50	mA
V _I DC input voltage ³			-0.5 to +7.0	V
I _{OK}	DC output diode current	V _O < 0	-50	mA
V _{OUT}	DC output voltage ³	Output in Off or High state	-0.5 to +7.0	V
	DC output current	Output in Low state	128	
IOUT		Output in High state	-64	- mA
T _{stg}	Storage temperature range		-65 to +150	°C

NOTES:

1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction 2. The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed.

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIM	UNIT	
STWBOL	FARAINETER	MIN		
V _{CC}	DC supply voltage	2.7	3.6	V
VI	Input voltage	0	5.5	V
V _{IH}	High-level input voltage	2.0		V
V _{IL}	Input voltage		0.8	V
I _{ОН}	High-level output current		-12	mA
I _{OL}	Low-level output current		12	mA
$\Delta t/\Delta v$	Input transition rise or fall rate; Outputs enabled		10	ns/V
T _{amb}	Operating free-air temperature range	-40	+85	°C

DC ELECTRICAL CHARACTERISTICS

						LIMITS		
SYMBOL	PARAMETER			Temp =	–40°C to	0°C to +85°C		
				MIN	TYP ¹	MAX	1	
V _{IK}	Input clamp voltage				-0.85	-1.2	V	
V _{OH}	High-level output voltage	V _{CC} = 3.0V; I _{OH} = -12mA		2.0				
V _{OL}	Low-level output voltage	V _{CC} = 3.0V; I _{OL} = 16mA				0.8	V	
V _{RST}	Power-up output Low voltage ⁵	V_{CC} = 3.6V; I _O = 1mA; V _I = GND or V _{CC}	2		0.1	0.55	V	
		$V_{CC} = 3.6V; V_I = V_{CC} \text{ or } GND$	Control pins		0.1	±1		
	terrest to all a second second	V _{CC} = 0 or 3.6V; V _I = 5.5V			0.4	10		
t _i	Input leakage current	$V_{CC} = 3.6V; V_{I} = V_{CC}$	Data size4		0.1	1	μA	
		$V_{CC} = 3.6V; V_{I} = 0$	Data pins ⁴		-0.4	-5		
I _{OFF}	Output off current	$V_{CC} = 0V; V_{I} \text{ or } V_{O} = 0 \text{ to } 4.5V$	$V_{CC} = 0V$; V_{I} or $V_{O} = 0$ to 4.5V		0.1	±100	μΑ	
		V _{CC} = 3V; V _I = 0.8V		75	135			
I _{HOLD}	Bus Hold current D inputs ⁷	$V_{CC} = 3V; V_1 = 2.0V$		-75	-135		μΑ	
		$V_{CC} = 0V$ to 3.6V; $V_{CC} = 3.6V$		±500			1	
I_{EX}	Current into an output in the High state when $V_O > V_{CC}$	$V_{O} = 5.5V; V_{CC} = 3.0V$			50	125	μA	
I _{PU/PD}	Power up/down 3-State output current ³	$V_{CC} \leq$ 1.2V; V_O = 0.5V to $V_{CC};~V_I$ = GN OE/OE = Don't care	D or V _{CC} ;		1	±100	μA	
I _{OZH}	3-State output High current	V_{CC} = 3.6V; V_{O} = 3.0V; V_{I} = V_{IH} or V_{IL}			0.5	5		
I _{OZL}	3-State output Low current	V_{CC} = 3.6V; V_{O} = 0.5V; V_{I} = V_{IH} or V_{IL}			0.5	-5	μA	
I _{CCH}		V_{CC} = 3.6V; Outputs High, V_I = GND or V_{CC} , I_O = 0			0.07	0.12		
I _{CCL}	Quiescent supply current	$V_{CC} = 3.6V$; Outputs Low, $V_{I} = GND$ or		4.0	6	mA		
I _{CCZ}		$V_{CC} = 3.6V$; Outputs Disabled; $V_I = GNE$	O or V_{CC} , $I_{O} = 0^6$		0.07	0.12		
ΔI_{CC}	Additional supply current per input pin ²	V_{CC} = 3V to 3.6V; One input at V_{CC} -0.6 Other inputs at V_{CC} or GND	V,		0.1	0.2	mA	

NOTES:

1. All typical values are at $V_{CC} = 3.3V$ and $T_{amb} = 25^{\circ}C$. 2. This is the increase in supply current for each input at the specified voltage level other than V_{CC} or GND. 3. This parameter is valid for any V_{CC} between 0V and 1.2V with a transition time of up to 10msec. From $V_{CC} = 1.2V$ to $V_{CC} = 3.3V \pm 0.3V$ a transition time of 100µsec is permitted. This parameter is valid for $T_{amb} = 25^{\circ}C$ only. 4. Unused pins at V_{CC} or GND. 5. For valid test results, data must not be loaded into the flip-flops (or latches) after applying power.

6. I_{CCZ} is measured with outputs pulled to V_{CC} or GND. 7. This is the bus hold overdrive current required to force the input to the opposite logic state.

74LVT162373

AC CHARACTERISTICS

GND = 0V; $t_R = t_F = 2.5ns$; $C_L = 50pF$; $R_L = 500\Omega$; $T_{amb} = -40^{\circ}C$ to +85°C.

	PARAMETER			LIMITS				
SYMBOL		WAVEFORM	V _{CC} = 3.3V ±0.3V			V _{CC} = 2.7V	UNIT	
			MIN	TYP ¹	MAX	MAX		
t _{PLH} t _{PHL}	Propagation delay nDx to nQx	2	0.5 0.5	2.5 2.5	4.6 4.0	5.1 4.3	ns	
t _{PLH} t _{PHL}	Propagation delay nLE to nQx	1	0.5 0.5	3.0 3.0	5.1 4.6	5.8 4.3	ns	
t _{PZH} t _{PZL}	Output enable time to High and Low level	4 5	0.1 0.1	3.5 3.2	5.4 4.9	6.6 5.5	ns	
t _{PHZ} t _{PLZ}	Output disable time from High and Low Level	4 5	0.1 0.1	3.5 3.2	5.4 5.1	5.7 5.0	ns	

NOTE:

1. All typical values are at V_{CC} = 3.3V and T_{amb} = 25°C.

AC SETUP REQUIREMENTS

GND = 0V; $t_R = t_F = 2.5$ ns; $C_L = 50$ pF; $R_L = 500\Omega$; $T_{amb} = -40^{\circ}$ C to +85°C.

SYMBOL	PARAMETER	WAVEFORM	V _{CC} = 3.3	3V ±0.3V	$V_{CC} = 2.7V$	UNIT
			MIN	TYP	MIN	
t _S (H) t _S (L)	Setup time nDx to nLE	3	1.5 2.0	0.1 0.2	1.0 2.0	ns
t _h (H) t _h (L)	Hold time nDx to nLE	3	1.0 1.5	0 0	1.0 2.0	ns
t _W (H)	nLE pulse width High	1	1.5	0.5	1.5	ns

AC WAVEFORMS

For all waveforms, $V_M = 1.5V$.



Waveform 1. Propagation Delay, Latch Enable to Output, and Latch Enable Pulse Width



Waveform 2. Propagation Delay for Data to Outputs



Waveform 3. Data Setup and Hold Times



Waveform 4. 3-State Output Enable time to High Level and Output Disable Time from High Level

SW00003

3.3 V LVT 16-bit transparent D-type latch with 30 Ω termination resistors (3-State)





Waveform 5. 3-State Output Enable Time to Low Level and Output Disable Time from Low Level

TEST CIRCUIT AND WAVEFORMS



1999 Sep 23

74LVT162373



6	OUTLINE		REFERENCES			EUROPEAN	ISSUE DATE
	VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
	SOT370-1		MO-118AA				-93-11-02 95-02-04

74LVT162373



OUTLINE	REFERENCES				EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT362-1		MO-153ED				- 93-02-03- 95-02-10

74LVT162373

NOTES

Data sheet status

Data sheet status	Product status	Definition [1]
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

[1] Please consult the most recently issued datasheet before initiating or completing a design.

Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Disclaimers

Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 1999 All rights reserved. Printed in U.S.A.

Date of release: 09-99

Document order number:

9397 750 06507

Let's make things better.



