HOLTEK

HT93LC56

## 2K 3-Wire CMOS Serial EEPROM

Features

- Operating voltage V_{CC}
  - Read: 2.0V~5.5V
  - Write: 2.4V~5.5V
- Low power consumption
  - Operating: 5mA max.
  - Standby: 10μA max.
- User selectable internal organization
  - 2K(HT93LC56): 256×8 or 128×16
- 3-wire Serial Interface
- Write cycle time: 5ms max.

- Automatic erase-before-write operation
- Word/chip erase and write operation
- Write operation with built-in timer
- Software controlled write protection
- 10-year data retention after 100K rewrite cycles
- 10^6 rewrite cycles per word
- 8-pin DIP/SOP package
- Commercial temperature range (0°C to +70°C)

General Description

The HT93LC56 is a 2K-bit low voltage nonvolatile, serial electrically erasable programmable read only memory device using the CMOS floating gate process. Its 2048 bits of memory are organized into 128 words of 16 bits each when the ORG pin is connected to VCC or organized into 256 words of 8 bits each when it is tied to VSS. The device is optimized for use in many industrial and commercial applications where low power and low voltage operation are essential. By popular microcontroller, the versatile serial interface including chip select (CS), serial clock (SK), data input (DI) and data output (DO) can be easily controlled.

Block Diagram

Pin Assignment

| HT93LC56 – 8 DIP/SOP-A | HT93LC56 – 8 SOP-B | HT93LC56 – 8 DIP/SOP-C | HT93LC56 – 8 SOP-D |

Pin Description

Pin Name	I/O	Description
CS	I	Chip select input
SK	I	Serial clock input
DI	I	Serial data input
DO	O	Serial data output
VSS	I	Negative power supply
ORG	I	Internal Organization
NC	—	No connection
VCC	I	Positive power supply

Absolute Maximum Ratings

Operation Temperature (Commercial) ....0°C to 70°C

Applied V_{CC} Voltage with Respect to VSS ....−0.3V to 6.0V

Applied Voltage on any Pin with Respect to VSS .... V_{SS}−0.3V to V_{CC}+0.3V

Supply READ Voltage ....2V to 5.5V

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.

D.C. Characteristics

Symbol	Parameter	Test Conditions		Min.	Typ.	Max.	Unit
		V_{CC}	Conditions				
V_{CC}	Operating Voltage	—	Read	2.0	—	5.5	V
			Write	2.4	—	5.5	V
I_{CC1}	Operating Current (TTL)	5V	DO unload, SK=1MHz	—	—	5	mA
I_{CC2}	Operating Current (CMOS)	5V	DO unload, SK=1MHz	—	—	5	mA
		2~5.5V	DO unload, SK=250kHz	—	—	5	mA
I_{STB}	Standby Current (CMOS)	5V	CS=SK=DI=0V	—	—	10	µA
I_{LI}	Input Leakage Current	5V	V_{IN}=V_{SS}~V_{CC}	0	—	1	µA
I_{LO}	Output Leakage Current	5V	V_{OUT}=V_{SS}~V_{CC} CS=0V	0	—	1	µA
V_{IL}	Input Low Voltage	5V	—	0	—	0.8	V
		2~5.5V	—	0	—	0.1V_{CC}	V
V_{IH}	Input High Voltage	5V	—	2	—	V_{CC}	V
		2~5.5V	—	0.9V_{CC}	—	V_{CC}	V
V_{OL}	Output Low Voltage	5V	I_{OL}=2.1mA	—	—	0.4	V
		2~5.5V	I_{OL}=10µA	—	—	0.2	V
V_{OH}	Output High Voltage	5V	I_{OH}=−400µA	2.4	—	—	V
		2~5.5V	I_{OH}=−10µA	V_{CC}−0.2	—	—	V
C_{IN}	Input Capacitance	—	V_{IN}=0V, f=250kHz	—	—	5	pF
C_{OUT}	Output Capacitance	—	V_{OUT}=0V, f=250kHz	—	—	5	pF

A.C. Characteristics

Symbol	Parameter	VCC=5V±10%		VCC=3V±10%		VCC=2V*		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
f_{SK}	Clock Frequency	0	2000	0	500	0	250	kHz
t_{SKH}	SK High Time	250	—	1000	—	2000	—	ns
t_{SKL}	SK Low Time	250	—	1000	—	2000	—	ns
t_{CSS}	CS Setup Time	50	—	200	—	200	—	ns
t_{CSH}	CS Hold Time	0	—	0	—	0	—	ns
t_{CDS}	CS Deselect Time	250	—	250	—	1000	—	ns
t_{DIS}	DI Setup Time	100	—	200	—	400	—	ns
t_{DIH}	DI Hold Time	100	—	200	—	400	—	ns
t_{PD1}	DO Delay to "1"	—	250	—	1000	—	2000	ns
t_{PD0}	DO Delay to "0"	—	250	—	1000	—	2000	ns
t_{SV}	Status Valid Time	—	250	—	250	—	—	ns
t_{HV}	DO Disable Time	100	—	400	—	400	—	ns
t_{PR}	Write Cycle Time	—	5	—	5	—	—	ms

* For Read Operating Only

A.C. test conditions

Input rise and fall time: 5ns (1V to 2V)

Input and output timing reference levels: 1.5V

Output load: See Figure right

VCC=1.952V

800Ω

DO

100pF*

*Including scope and jig

Output load circuit

Timing Diagrams

Functional Description

The HT93LC56 is accessed via a three-wire serial communication interface. The device is arranged into 128 words by 16 bits or 256 words by 8 bits depending whether the ORG pin is connected to VCC or VSS. The HT93LC56 contains seven instructions: READ, ERASE, WRITE, EWEN, EWDS, ERAL and WRAL. When the user selectable internal organization is arranged into 128×16 (256×8), these instructions are all made up of 11(12) bits data: 1 start bit, 2 op code bits and 8(9) address bits.

By using the control signal CS, SK and data input signal DI, these instructions can be given to the HT93LC56. These serial instruction data presented at the DI input will be written into the device at the rising edge of SK. During the READ cycle, DO pin acts as the data output and during the WRITE or ERASE cycle, DO pin indicates the BUSY/READY status. When the DO pin is active for read data or as a BUSY/READY indicator the CS pin must be high; otherwise DO pin will be in a high-impedance state. For successful instructions, CS must be low once after the instruction is sent. After power on, the device is by default in the EWDS state. And, an EWEN instruction must be performed before any ERASE or WRITE instruction can be executed. The following are the functional descriptions and timing diagrams of all seven instructions.

READ

The READ instruction will stream out data at a specified address on the DO pin. The data on DO pin changes during the low-to-high edge of SK signal. The 8 bits or 16 bits data stream is preceded by a logical "0" dummy bit. Irrespective of the condition of the EWEN or EWDS instruction, the READ command is always valid and independent of these two instructions. After the data word has been read the internal address will be automatically incremented by 1 allowing the next consecutive data word to be read out without entering further address data. The address will wrap around with CS High until CS returns to LOW.

EWEN/EWDS

The EWEN/EWDS instruction will enable or disable the programming capabilities. At both the power on and power off state the device automatically entered the disable mode. Before a WRITE, ERASE, WRAL or ERAL instruction is given, the programming enable instruction EWEN must be issued, otherwise the ERASE/WRITE instruction is invalid. After the EWEN instruction is issued, the programming enable condition remains until power is turned off or a EWDS instruction is given. No data can be written into the device in the programming disabled state. By so doing, the internal memory data can be protected.

ERASE

The ERASE instruction erases data at the specified addresses in the programming enable mode. After the ERASE op-code and the specified address have been issued, the data erase is activated by the falling edge of CS. Since the internal auto-timing generator provides all timing signals for the internal erase, so the SK clock is not required. During the internal erase, we can verify the busy/ready status if CS is high. The DO pin will remain low but when the operation is over, the DO pin will return to high and further instructions can be executed.

WRITE

The WRITE instruction writes data into the device at the specified addresses in the programming enable mode. After the WRITE op-code and the specified address and data have been issued, the data writing is activated by the falling edge of CS. Since the internal auto-timing generator provides all timing signal for the internal writing, so the SK clock is not required. The auto-timing write cycle includes an automatic erase-before-write capability. So, it is not necessary to erase data before the WRITE instruction. During the internal writing, we can verify the busy/ready status if CS is high. The DO pin will remain low but when the operation is over, the DO pin will return to high and further instructions can be executed.

ERAL

The ERAL instruction erases the entire 128×16 or 256×8 memory cells to logical "1" state in the programming enable mode. After the erase-all instruction set has been issued, the data erase feature is activated by the falling edge of CS. Since the internal auto-timing generator provides all timing signal for the erase-all operation, so the SK clock is not required. During the internal erase-all operation, we can verify the busy/ready status if CS is high. The DO pin will remain low but when the operation is over, the DO pin will return to high and further instruction can be executed.

WRAL

The WRAL instruction writes data into the entire 128×16 or 256×8 memory cells in the programming enable mode. After the write-all instruction set has been issued, the data writing is activated by the falling edge of CS. Since the internal auto-timing generator provides all timing signals for the write-all operation, so the SK clock is not required. During the internal write-all operation, we can verify the busy/ready status if CS is high. The DO pin will remain low but when the operation is over the DO pin will return to high and further instruction can be executed.

Timing Diagrams

READ

* Address pointer automatically cycles to the next word

| Mode	(X16)	(X8)
AN	A6	A7
DX	D15	D7

EWEN/EWDS

11=EWEN
00=EWDS

WRITE

ERASE

ERAL

WRAL

Instruction Set Summary

HT93LC56

Instruction	Comments	Start bit	Op Code	Address ORG=0 X8	Address ORG=1 X16	Data ORG=0 X8	Data ORG=1 X16
READ	Read data	1	10	XA7~A0	XA6~A0	D7~D0	D15~D0
ERASE	Erase data	1	11	XA7~A0	XA6~A0	—	
WRITE	Write data	1	01	XA7~A0	XA6~A0	D7~D0	D15~D0
EWEN	Erase/Write Enable	1	00	11XXXXXXX	11XXXXXX	—	
EWDS	Erase/Write Disable	1	00	00XXXXXXX	00XXXXXX	—	
ERAL	Erase All	1	00	10XXXXXXX	10XXXXXX	—	
WRAL	Write All	1	00	01XXXXXXX	01XXXXXX	D7~D0	D15~D0

Note: X stands for "don't care"