JC9134P

TC9134P 32-FUNCTION REMOTE CONTROL RECEIVING LSI


TC9134P is an LSI designed for use in a receiver of an infrared ray remote control system, and a multifunction remote control system can be composed in combination with TC9132P and LSI for a transmitter.

It is possible to control 32 functional instructions through the remote control and 3 functional instructions directly by the key.


- As decorder is built in and 30 functional instruction are transmitted in parallel, external parts are minimized.
- · D/A converter is built in.
- Code detection circuit provided for code check with the transmitter prevents interferences from various types of machines and apparatus.
- LC (or ceramic) oscillation circuit is built in.
- Operating voltage: $4.0 \sim 6.0 \text{V}$.

MAXIMUM RATINGS (Ta = 25°C)

CHARACTERISTIC	SYMBOL	DATTIC	I
	PIMPOL	RATING	UNIT
Supply Voltage	v_{DD}	0 ∿ 7	v
Input Voltage	VIN	$-0.3 \sim V_{DD} + 0.3$	V
Output Voltage	VOUT	O ∿V _{DD}	v
Power Dissipation	P_{D}	600	mW
Operating Tempera- ture	Topr	-30 ∿ 70	°C
Storage Temperature	Tstg	-55 ∿ 125	°c



PIN CONNECTIONS




TOSHIBA - ELECTRONIC 02 D

9097247 0017886 2

TC9134P

7-77-11

BLOCK DIAGRAM





T-77-11

ELECTRICAL CHARACTERISTICS


(Unless otherwise specified, $V_{\rm DD}$ = 5.0 V and Ta = 25°C.)

	Cl	IARACTER]	STIC	SYMBOL	TEST CIRCUIT	TEST C	CONDITION	MIN.	TYP.	MAX.	UNIT
0pe	rating	Supply V	oltage	v _{DD}	-	- -		4.0	-	6.0	v
Sup	poly Cuŕ	rent		I _{DD}	-	v _{DD} =6.0v	-	-	8.0	mA	
	C ₁ ∿C ₃ EX ₁	Input	"H" Lev	el V _{IH}	- .	<u>-</u>		3.5	-	-	V
	EX ₂ PW	Voltage	"L" Lev	el V _{IL}	-	:	-		-	1.5	v
Inputs	C ₁	Input	"H" Lev	el I _{IH} (C)	: -		V _{IH} =6.0V	-	-	1.0	μА
In	Ć₃	Current	"L" Lev	el I _{IL} (C)	. 1	V _{DD} =6.0v	V _{IL} =0V	1.0	_	-	μА
	EX ₁ \$ EX ₂ PW	Input	"H" Lev	el I _{IH}	-		v _{IH} =6.0v	-	-	1.0	μА
		Current	"L" Lev	el I _{IL}	-		V _{IL} =0V	-1000	-	-100	μА
Outputs	SP ₁ SP ₂₂	Output	"H" Leve	el I _{OH}	_	v _{OH} =4.0v		-	-	-0.5	m A
- 1	HP 1 S HP 6	Current	"L" Leve	el ^I OL	_	V _{OL} =1.0V		0.5	-	-	m A
SP, CP	CP ₁	Output	"H" Leve	el I _{OH}	1	V _{OH} =4.0V	-	-	-0.5	m A	
S	CP3	Current	"L" Leve	el I _{OL}		V _{OL} =1.0V		5.0	-	-	m A
D/A	Error	į		-			-	-	1	LBS	
0sc	illator	Frequen	су	fosc			400	-	600	kHz	

T-77-11

PIN DESCRIPTION

PIN NO.	SYMBOL	FUNCTIONAL DESCRIPTION	INPUT/OUTPUT CONFIGURATION
1,2	x_T , \overline{x}_T	Timing oscillator terminal 455 kHz ceramic oscillator or L, C oscillation circuit is connected.	
3 ∿ 5	c ₁ ,c ₂ ,c ₃	Code designation input If the transmitter code and a code set at this pin are identical when compared, input is accepted.	0-1x- 0-1x- 0-1x-
6 ∿11	HP6 ∼HP1	Continuous signal output While receiving signal is being input, this output is kept at "L" level. In transmission	→
12	PW on/off	External control input for cyclic output CP1 CP1 can be controlled not only from the transmitter but also from the receiver. CP1 is reversed at "L" level.	↓ ↓ ↓
13 ∿ 15	EX ₁ EX ₂ D/A out	External control input for D/A converter Operation is started at "L" level when EX1 is turned up and when EX2 is turned down. D/A converter output $V_{\rm DD}/32$ $V_{\rm DD}$ is divided into 32 portions and is output.	
16	R _X IN	Receiving signal input An instruction signal with a carrier signal eliminated is input.	∳>> -



OPERATIONAL DESCRIPTION

VDD, GND


21,22


1. OSCILLATION CIRCUIT

All timings, such as timing with the transmitter, D/A converter clock, interval operating clock, are decided by frequencies generated by this oscillator. 455 kHz is used as the standard frequency.

Supply voltage applying terminal

The oscillation circuit has the built-in linear amplifier with a C-MOS inverter, and an oscillator can be easily constructed by connecting a 455 kHz ceramic oscillator to X_T and \overline{X}_T pins. In addition, an oscillation circuit using L, C circuit also can be composed.





Example using ceramic oscillator

Example using L, C circuit


Ceramic KBR-455B (Kyoto Ceramics)

 C_1 , C_2 50 \sim 150pF

T-77-11

RECEIVED SIGNAL INPUT CIRCUIT

A signal received by the light receiving element is amplifierd by the linear amplifier and input after a carrier signal has been eliminated. In this case, care should be taken not to create change in duty and nonlinear waveform due to the demodulation circuit.




CHECKING OF RECEIVED SIGNAL

Received signal is strictly checked to ascertain if it is a normal signal or a code is correct.

There are some differences in the methods of checking single pulse and continuous signal.


3-1) Checking of single-shot signal

Transmission of single-shot signal will end after the same signal has been transmitted in two cycles as illustrated below.




T-77-1

TC9134P




First, the 1st data is stored in the 16-bit shift register by the shift signal. When the 2nd data is transferred to the shift register by the shift signal, the 1st bit data of the 1st data is forced out to SR_{17} . Whenever the 1st data and the 2nd data are the normal data, the 1st bit output Q_1 of the shift register and the output from SR_{17} would be the same data at all times.



Accordingly, ${\rm Q}_1$ of the 16-bit shift register and output ${\rm Q}_{17}$ from ${\rm SR}_{17}$ are compared by check1 signal.


Since this check signal is transmitted 16 times, all the data (16 bits) of the 1st and the 2nd data are thoroughly checked.

With due consideration of frequency margins of the transmitter and receiver oscillators, the shift signal is in such a timing as shown below.



Code Comparison

When the comparison of all 16-bit data is completed, the code comparison is executed. At the time when the comparison of all 16-bit data is completed, the 2nd data is kept stored in the shift register and the code data are available at Q13 $^{\circ}$ Q15.



Thus, the codes at C_1 , C_2 and C_3 terminals and the outputs from $Q_{13} \sim Q_{14}$ are compared by Check 2 (16th Check 1) signal.

T-77-11


Error Signal and End Signal

When error is detected by either the 16-bit data check or code chek, an error signal is generated at that point of time and the system is reset.

On the contrary, when everything is OK, an end signal is generated. Data receiving is validated by this end signal, and output from the data decoder begins to operate.

3-2) Checking of continuous signal

Continuous signal is transmitted at intervals of 2-cycle output and 2-cycle pause as illustrated below.



Continuous signal is checked as in single-shot signal. During the period of pause, the check is also stopped and resumed when data is again transferred.

3-3) Timing reset

Received signal is checked by a signal generated in the timing circuit by frequency of the oscillation circuit, Shift Check₁ and Shift Check₂, etc. However, to give a margin to oscillation frequency, a reset signal is generated at the rising and falling edges of the received data to reset the timing circuit, thus constantly synchronizing with the received signal.


∝TOSHIBΔ

TOSHIBA - ELECTRONIC 02 D

9097247 0017894 1

TC9134P


T-77-11





4. INSTRUCTION DECODER

If no error is detected in the above checking of recieved signal, an end signal is generated to actuate the decoder for execution of instructions.



The instruction decoder decodes data bits A \sim E into.

- o For single-shot signal
- 32 instructions
- o For continuous signal
- 6 instructions
- o For D/A control (up/down)
- 2 instructions

o For cyclic signal


2 instructions

T-77-11

		TA	BI		INSTRUCTION		DATA BIT					INSTRUCTION	DATA BIT				INSTRUCTION		
A	В	C	D	E	FUNCTIO	ON	Α	В	С	D	E	FUNCTION		В	C	D	E	FUNCTION	
0	0	0	0	0	Single- signal		1	1	0	1	0	Single-shot signal SP 12	0	0	1	0	1	D/A up	
1	0	0	0	0	"	2	0	0	1	1	0	13	1	0	1	0	1	D/A down	
0	1	0	0	0	Ħ	3	1	0	1	1	ō	" 14	0	1	1	0	1	Continuous signal HP 1	
1	1	0	0	0	11	4	0	1	1	1	0	" 15	1	1	1	0	1	" 2	
0	0	1	0	0	11	5	1	1	1	1	0	" 16	0	0	0	1	1	" 3	
1	0	1	0	0	11	6	0	0	0	0	1	· " 17	1	0	0	1	1	" 4	
0	1	1	0	0	*1	7	1	0	0	0	1	" 18	0	1	0	1	1	" 5	
1	1	1	0	0	11	8	0.	1	0	0	1	" 19	1	1	0	1	1	" 6	
0	0	0	1	0	11	9	1	1	0	0	1	" 20	0	0	1	1	1	Cyclic signal CP 1	
1	0	0	1.	0	. 11	10	0	1	1	1	1	. " 21	1	0	1	1	1	." 2	
0	1	0	1	0		11	1	1	1	1	1	" 22							

5. SINGLE-SHOT SIGNALS SP1 \sim SP22

Single-shot signal is a single pulse output, falls at the end signal and rises after approx. 140ms.



6. D/A CONVERTER CIRCUIT

6-1) TC9134P has a built-in 3-circuit, 5-bit, D/A converter.

T-77-1

TC9134P



CK 5 BITS

UP/DOWN UP/DOWN COUNTER


Q1 Q2 Q3 Q4 Q5

Z2R Z2R Z2R Z2R Z2R Z2R

R R R R

LADDER NETWORK

6-2) The clock from the up/down counter is approx. 280 msec when the frequency generated from the oscillator is $455~\mathrm{kHz}$,




6-3) The up/down control of this D/A converter is as shown below according to the above-mentioned instruction decoder output:


	A	В	С	D	E		
-	0	٥	1	0	1		UP
	1.	0	1	0	1	D/A	DOWN

6-4) The D/A converter is capable of controlling up/down directly by the key. The external input pins EX $_1$ and EX $_2$ are the up/down controllers of the D/A converter.

T-77-11




The chattering prevention circuit is provided in the EX input unit to prevent malfunction due to noise and switch chattering.






T-77-11



- 7. CYCLIC SIGNALS (CP1, CP2)

Cyclic signal is a signal by which output is inverted when it is received. Data from the instruction decoder is inverted by the T-type flip-flop.



Further, CP_1 can be inverted through the external input key PW ON/OFF, and is used for the power ON/OFF.


TOSHIRA

T-77-11


8. CONTINUOUS SIGNAL

Continuous signal is kept at "L" level during the period when it is being transmitted from the transmitter.

THE PARTY OF THE P



Similar to the single-shot signal, output timing of the continuous signal is such that it is inverted to "L" level when an end signal is generated after the checking of 16 bits of the 2nd data of the 1st data has been completed, and it becomes error when the first Checkl signal for the second data of next data is generated after the transmission has stopped, and then, it is inverted to "H" level.






T-77-11


INITIALIZATION AT TIMER OF POWER ON

When power is turned on, it is necessary to initialize the system for initialization of the internal state and presetting of the $\ensuremath{\text{D/A}}$ converter.

This initialization can be executed by simultaneously setting 3 terminals of 12 Pin, 13 Pin and 14 Pin at time of the power ON.

That is, the initialization is executed when capacitors are connected to 12 Pin, 13 Pin and 14 Pin.







For the duration of initialization, 0.5 msec or above is required after rising of the supply voltage ($V_{\mbox{\scriptsize DD}}$).

T-77-11

EXAMPLE IF APPLIED CIRCUIT AT RECEIVING UNIT





EAUDIO DIGITAL IC: