

1.4A, 60V, 0.285 Ohm, ESD Rated, P-Channel Power MOSFET

These products are P-Channel power MOSFETs manufactured using the MegaFET process. This process, which uses feature sizes approaching those of LSI circuits, gives optimum utilization of silicon, resulting in outstanding performance. They were designed for use in applications such as switching regulators, switching converters, motor drivers, and relay drivers. These transistors can be operated directly from integrated circuits.

Formerly developmental type TA49044.

Ordering Information


PART NUMBER	PACKAGE	BRAND
RFT1P06E	SOT-223	R1P06E

NOTE: RFT1P06E is available only in tape and reel.


Features

- 1.4A, 60V
- $r_{DS(ON)} = 0.285\Omega$
- 2kV ESD Protected
- Temperature Compensating PSPICE® Model
- SPICE Thermal Model
- Peak Current vs Pulse Width Curve
- UIS Rating Curve
- 150°C Operating Temperature
- Related Literature
 - TB334, "Guidelines for Soldering Surface Mount Components to PC Boards"

Symbol



Packaging



Absolute Maximum Ratings $T_A = 25^{\circ}\text{C}$, Unless Otherwise Specified

	RFT1P06E	UNITS
Drain to Source Voltage (Note 1)	V_{DSS}	-60 V
Drain to Gate Voltage ($R_{GS} = 20\text{k}\Omega$) (Note 1)	V_{DGR}	-60 V
Gate to Source Voltage	V_{GS}	$\pm 20\text{V}$ V
Drain Current		
Continuous (Figure 2) (Note 2).	I_D	1.4 A
Pulsed Drain Current	I_{DM}	Figure 5
Pulsed Avalanche Rating	E_{AS}	Figures 6, 14, 15
Power Dissipation	P_D	1.1 W
Derate Above 25°C		9.09 $\text{mW}/^{\circ}\text{C}$
Operating and Storage Temperature	T_J, T_{STG}	-55 to 150°C
Maximum Temperature for Soldering		
Leads at 0.063in (1.6mm) from Case for 10s.	T_L	300 $^{\circ}\text{C}$
Package Body for 10s, See Techbrief 334	T_{pkg}	260 $^{\circ}\text{C}$

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

1. $T_J = 25^{\circ}\text{C}$ to 125°C .

Electrical Specifications $T_A = 25^{\circ}\text{C}$, Unless Otherwise Specified

PARAMETER	SYMBOL	TEST CONDITIONS		MIN	TYP	MAX	UNITS
Drain to Source Breakdown Voltage	BV _{DSS}	I _D = 250μA, V _{GS} = 0V (Figure 11)		-60	-	-	V
Gate to Source Threshold Voltage	V _{GS(TH)}	V _{GS} = V _{DS} , I _D = 250μA (Figure 10)		-2	-	-4	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = -60V, V _{GS} = 0V		-	-	-1	μA
		V _{DS} = -60V, V _{GS} = 0V, T _A = 150°C		-	-	-50	μA
Gate to Source Leakage Current	I _{GSS}	V _{GS} = ±10V		-	-	±100	nA
Drain to Source On Resistance	r _{DS(ON)}	I _D = 1.4A, V _{GS} = -10V (Figure 9)		-	0.215	0.285	W
Turn-On Time	t _{ON}	V _{DD} = -30V, I _D ≅ 1.4A, R _L = 21.4Ω, V _{GS} = -10V, R _{GS} = 18Ω		-	-	51	ns
Turn-On Delay Time	t _{d(ON)}			-	9	-	ns
Rise Time	t _r			-	25	-	ns
Turn-Off Delay Time	t _{d(OFF)}			-	35	-	ns
Fall Time	t _f			-	28	-	ns
Turn-Off Time	t _{OFF}			-	-	95	ns
Total Gate Charge	Q _{g(TOT)}	V _{GS} = 0V to -20V	V _{DD} = -30V, I _D ≅ 1.4A, R _L = 21.4Ω I _{G(REF)} = 1.0mA (Figure 13)	-	31	37	nC
Gate Charge at 10V	Q _{g(-10)}	V _{GS} = 0V to -10V		-	17	20	nC
Threshold Gate Charge	Q _{g(TH)}	V _{GS} = 0V to -2V		-	1.1	1.3	nC
Input Capacitance	C _{ISS}	V _{DS} = -25V, V _{GS} = 0V, f = 1MHz (Figure 12)		-	600	-	pF
Output Capacitance	C _{OSS}			-	175	-	pF
Reverse Transfer Capacitance	C _{RSS}			-	40	-	pF
Thermal Resistance Junction to Ambient	R _{θJA}	Pad Area = 0.122in ² (Note 2)		-	-	110	°C/W
		Pad Area = 0.071in ² (Note 2)		-	-	119	°C/W
		Pad Area = 0.026in ² (Note 2)		-	-	137	°C/W

NOTE:

2. $110^{\circ}\text{C}/\text{W}$ measured using FR-4 board with 0.122in^2 footprint at 1000 seconds (See Technical Brief 337).

Source to Drain Diode Specifications

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Source to Drain Diode Voltage	V_{SD}	$I_{SD} = -1.4\text{A}$	-	-	-1.25	V
Reverse Recovery Time	t_{rr}	$I_{SD} = -1.4\text{A}$, $dI_{SD}/dt = -100\text{A}/\mu\text{s}$	-	-	71	ns
Reverse Recovered Charge	Q_{RR}	$I_{SD} = -1.4\text{A}$, $dI_{SD}/dt = -100\text{A}/\mu\text{s}$	-	-	192	nC

Typical Performance Curves




FIGURE 1. NORMALIZED POWER DISSIPATION vs AMBIENT TEMPERATURE




FIGURE 2. MAXIMUM CONTINUOUS DRAIN CURRENT vs AMBIENT TEMPERATURE




FIGURE 3. NORMALIZED MAXIMUM TRANSIENT THERMAL IMPEDANCE




FIGURE 4. FORWARD BIAS SAFE OPERATING AREA





FIGURE 5. PEAK CURRENT CAPABILITY

Typical Performance Curves (Continued)



NOTE: Refer to Intersil Application Notes AN9321 and AN9322.

FIGURE 6. UNCLAMPED INDUCTIVE SWITCHING CAPABILITY




FIGURE 7. SATURATION CHARACTERISTICS




FIGURE 8. TRANSFER CHARACTERISTICS




FIGURE 9. NORMALIZED DRAIN TO SOURCE ON RESISTANCE vs JUNCTION TEMPERATURE




FIGURE 10. NORMALIZED GATE THRESHOLD VOLTAGE vs JUNCTION TEMPERATURE




FIGURE 11. NORMALIZED DRAIN TO SOURCE BREAKDOWN VOLTAGE vs JUNCTION TEMPERATURE

Typical Performance Curves (Continued)





FIGURE 12. CAPACITANCE vs DRAIN TO SOURCE VOLTAGE



NOTE: Refer to Intersil Application Notes AN7254 and AN7260.

FIGURE 13. GATE CHARGE WAVEFORMS FOR CONSTANT GATE CURRENT

Test Circuits and Waveforms




FIGURE 14. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 15. UNCLAMPED ENERGY WAVEFORMS




FIGURE 16. GATE CHARGE TEST CIRCUIT




FIGURE 17. GATE CHARGE WAVEFORM

Test Circuits and Waveforms (Continued)




FIGURE 18. SWITCHING TIME TEST CIRCUIT




FIGURE 19. RESISTIVE SWITCHING WAVEFORMS

Thermal Resistance vs Mounting Pad Area

The maximum rated junction temperature, $T_{J(MAX)}$, and the thermal resistance of the heat dissipating path determines the maximum allowable device power dissipation, $P_{D(MAX)}$, in an application. Therefore the application's ambient temperature, T_A ($^{\circ}C$), and thermal impedance $R_{\theta JA}$ ($^{\circ}C/W$) must be reviewed to ensure that $T_{J(MAX)}$ ($^{\circ}C$) is never exceeded. Equation 1 mathematically represents the relationship and serves as the basis for establishing the rating of the part.

$$P_{D(MAX)} = \frac{(T_{J(MAX)} - T_A)}{R_{\theta JA}} \quad (\text{EQ. 1})$$

In using surface mount devices such as the SOT-223 package, the environment in which it is applied will have a significant influence on the part's current and maximum power dissipation ratings. Precise determination of the $P_{D(MAX)}$ is complex and influenced by many factors:

1. Mounting pad area onto which the device is attached and whether there is copper on one side or both sides of the board.
2. The number of copper layers and the thickness of the board.
3. The use of external heat sinks.
4. The use of thermal vias.
5. Air flow and board orientation.
6. For non steady state applications, the pulse width, the duty cycle and the transient thermal response of the part, the board and the environment they are in.

Intersil provides thermal information to assist the designer's preliminary application evaluation. Figure 20 defines the $R_{\theta JA}$ for the device as a function of the top copper (component side) area. This is for a horizontally positioned FR-4 board with 1oz copper after 1000 seconds of steady

state power with no air flow. This graph provides the necessary information for calculation of the steady state junction temperature or power dissipation. Pulse applications can be evaluated using the Intersil device Spice thermal model or manually utilizing the normalized maximum transient thermal impedance curve.




FIGURE 20. THERMAL RESISTANCE vs MOUNTING PAD AREA

Displayed on the curve are the three $R_{\theta JA}$ values listed in the Electrical Specifications table. The three points were chosen to depict the compromise between the copper board area, the thermal resistance and ultimately the power dissipation, $P_{D(MAX)}$. Thermal resistances corresponding to other component side copper areas can be obtained from Figure 20 or by calculation using Equation 2. The area, in square inches is the top copper area including the gate and source pads.

$$R_{\theta JA} = 73.0 - 17.4 \times \ln(\text{Area}) \quad (\text{EQ. 2})$$


SPICE Thermal Model

rev 10/16/97

RFT1P06E

CTHERM1 7 6 1.3e-4
 CTHERM2 6 5 5.0e-4
 CTHERM3 5 4 2.0e-3
 CTHERM4 4 3 5.0e-3
 CTHERM5 3 2 4.75e-2
 CTHERM6 2 1 3.8e-1

RTHERM1 7 6 4.0e-2
 RTHERM2 6 5 9.0e-2
 RTHERM3 5 4 5.0e-1
 RTHERM4 4 3 3.5
 RTHERM5 3 2 20
 RTHERM6 2 1 75



All Intersil semiconductor products are manufactured, assembled and tested under **ISO9000** quality systems certification.

Intersil semiconductor products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site <http://www.intersil.com>

Sales Office Headquarters**NORTH AMERICA**

Intersil Corporation
 P. O. Box 883, Mail Stop 53-204
 Melbourne, FL 32902
 TEL: (407) 724-7000
 FAX: (407) 724-7240

EUROPE

Intersil SA
 Mercure Center
 100, Rue de la Fusée
 1130 Brussels, Belgium
 TEL: (32) 2.724.2111
 FAX: (32) 2.724.22.05

ASIA

Intersil (Taiwan) Ltd.
 7F-6, No. 101 Fu Hsing North Road
 Taipei, Taiwan
 Republic of China
 TEL: (886) 2 2716 9310
 FAX: (886) 2 2715 3029