

# **STK25C48**

# 2K x 8 AutoStore™ nvSRAM QuantumTrap™ CMOS Nonvolatile Static RAM


#### **FEATURES**

- Nonvolatile Storage without Battery Problems
- Directly Replaces 2K x 8 Static RAM, Battery-Backed RAM or EEPROM
- 20ns, 25ns, 35ns and 45ns Access Times
- STORE to EEPROM Initiated by AutoStore™ on Power Down
- RECALL to SRAM Initiated by Software or Power Restore
- 10mA Typical I<sub>cc</sub> at 200ns Cycle Time
- Unlimited READ, WRITE and RECALL Cycles
- 1,000,000 STORE Cycles to EEPROM
- 100-Year Data Retention over Full Industrial Temperature Range
- Commercial and Industrial Temperatures
- 24-Pin 600 PDIP Package

#### DESCRIPTION

The STK25C48 is a fast SRAM with a nonvolatile EEPROM element incorporated in each static memory cell. The SRAM can be read and written an unlimited number of times, while independent nonvolatile data resides in the EEPROM. Data transfers from the SRAM to the EEPROM (the STORE operation) can take place automatically on power down using charge stored in system capacitance. Transfers from the EEPROM to the SRAM (the RECALL operation) take place automatically on restoration of power. The nvSRAM can be used in place of existing 2K x 8 SRAMs and also matches the pinout of 2K x 8 battery-backed SRAMs, EPROMs and EEPROMs, allowing direct substitution while enhancing performance. There is no limit on the number of read or write cycles that can be executed, and no support circuitry is required for microprocessor interfacing.

# **BLOCK DIAGRAM**



### PIN CONFIGURATIONS

$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	A <sub>6</sub>			
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	A <sub>5</sub> □	1	24 🗆 V <sub>CC</sub>	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$A_4 \square$	2		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	A <sub>3</sub> □	3	22 🖂 A <sub>9</sub>	
$\begin{array}{cccccccccccccccccccccccccccccccccccc$		4	21 📉 👿	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		5	20 🗀 G	
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$A_0 \square$	6	19 <u>A</u> 10	
$\begin{array}{cccccccccccccccccccccccccccccccccccc$		7	18 🔲 E	
$\begin{array}{cccccccccccccccccccccccccccccccccccc$		8		
V <sub>SS</sub> 10 15 DQ <sub>5</sub> 11 14 DQ <sub>4</sub>	DQ <sub>2</sub>	9	16 DQ <sub>6</sub>	
☐ 11 14 ☐ DQ <sub>4</sub>	$V_{SS}$	10	15 DQ <sub>5</sub>	
$\square$ 12 13 $\square$ DQ <sub>3</sub> 24 - 600 PDIP		11		
		12	$\Box$ DQ <sub>3</sub>	24 - 600 PDIP

#### **PIN NAMES**

A <sub>0</sub> - A <sub>10</sub>	Address Inputs
W	Write Enable
DQ <sub>0</sub> - DQ <sub>7</sub>	Data In/Out
Ē	Chip Enable
G	Output Enable
V <sub>CC</sub>	Power (+ 5V)
V <sub>SS</sub>	Ground

# **ABSOLUTE MAXIMUM RATINGS**<sup>a</sup>

Voltage on Input Relative to $V_{SS}$ 0.6V to $(V_{CC} + 0.5V)$
Voltage on $DQ_{0-7}$
Temperature under Bias
Storage Temperature65°C to 150°C
Power Dissipation
DC Output Current (1 output at a time, 1s duration)15mA

Note a: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### DC CHARACTERISTICS

$$(V_{CC} = 5.0V \pm 10\%)^{b}$$

OVMDOL	DADAMETER	СОММ	ERCIAL	INDU	STRIAL		NOTES
SYMBOL	PARAMETER	MIN	MAX	MIN	MAX	UNITS	NOTES
lcc <sub>1</sub> <sup>c</sup>	Average V <sub>CC</sub> Current		95 85 75 65		N/A 90 75 65	mA mA mA	$t_{AVAV} = 20$ ns $t_{AVAV} = 25$ ns $t_{AVAV} = 35$ ns $t_{AVAV} = 45$ ns
I <sub>CC2</sub> d	Average V <sub>CC</sub> Current during STORE		3		3	mA	All Inputs Don't Care, V <sub>CC</sub> = max
I <sub>CC3</sub> °	Average V <sub>CC</sub> Current at t <sub>AVAV</sub> = 200ns 5V, 25°C, Typical		10		10	mA	$\overline{W} \ge (V_{CC} - 0.2V)$ All Others Cycling, CMOS Levels
I <sub>CC4</sub> <sup>d</sup>	Average V <sub>CAP</sub> Current during AutoStore™ Cycle		2		2	mA	All Inputs Don't Care
I <sub>SB1</sub> e	Average $V_{CC}$ Current (Standby, Cycling TTL Input Levels)		30 25 21 18		N/A 26 22 19	mA mA mA	$\begin{aligned} &t_{AVAV} = 20ns, \ \overline{\underline{E}} \ge V_{IH} \\ &t_{AVAV} = 25ns, \ \overline{\underline{E}} \ge V_{IH} \\ &t_{AVAV} = 35ns, \ \overline{\underline{E}} \ge V_{IH} \\ &t_{AVAV} = 45ns, \ \overline{\underline{E}} \ge V_{IH} \end{aligned}$
I <sub>SB2</sub> e	V <sub>CC</sub> Standby Current (Standby, Stable CMOS Input Levels)		1.5		1.5	mA	$\overline{E} \ge (V_{CC} - 0.2V)$ All Others $V_{IN} \le 0.2V$ or $\ge (V_{CC} - 0.2V)$
l <sub>ILK</sub>	Input Leakage Current		±1		±1	μА	$V_{CC} = max$ $V_{IN} = V_{SS} \text{ to } V_{CC}$
l <sub>OLK</sub>	Off-State Output Leakage Current		±5		±5	μА	$V_{CC} = max$ $V_{IN} = V_{SS}$ to $V_{CC}$ , $\overline{E}$ or $\overline{G} \ge V_{IH}$
V <sub>IH</sub>	Input Logic "1" Voltage	2.2	V <sub>CC</sub> + .5	2.2	V <sub>CC</sub> + .5	V	All Inputs
V <sub>IL</sub>	Input Logic "0" Voltage	V <sub>SS</sub> 5	0.8	V <sub>SS</sub> 5	0.8	V	All Inputs
V <sub>OH</sub>	Output Logic "1" Voltage	2.4		2.4		V	I <sub>OUT</sub> =-4mA
V <sub>OL</sub>	Output Logic "0" Voltage		0.4		0.4	V	I <sub>OUT</sub> = 8mA
T <sub>A</sub>	Operating Temperature	0	70	-40	85	°C	

Note b: The STK25C48-20 requires  $V_{CC}$  = 5.0V  $\pm$  5% supply to operate at specified speed.

Note c:  $I_{CC_1}$  and  $I_{CC_3}$  are dependent on output loading and cycle rate. The specified values are obtained with outputs unloaded. Note d:  $I_{CC}$  and  $I_{CC}$  are the average currents required for the duration of the respective *STORE* cycles (t<sub>STORE</sub>). Note e:  $E \ge V_{IH}$  will not produce standby current levels until any nonvolatile cycle in progress has timed out.

### **AC TEST CONDITIONS**

Input Pulse Levels	0V to 3V
Input Rise and Fall Times	≤ 5ns
Input and Output Timing Reference Levels	
Output Load	ee Figure 1

# **CAPACITANCE**<sup>f</sup> $(T_A = 25^{\circ}C, f = 1.0MHz)$

SYMBOL	PARAMETER	MAX	UNITS	CONDITIONS
C <sub>IN</sub>	Input Capacitance	8	pF	$\Delta V = 0$ to 3V
C <sub>OUT</sub>	Output Capacitance	7	pF	$\Delta V = 0$ to 3V

Note f: These parameters are guaranteed but not tested.




Figure 1: AC Output Loading

# SRAM READ CYCLES #1 & #2


# $(V_{CC} = 5.0V \pm 10\%)^b$

	SYME	BOLS	PARAMETER	STK25	C48-20	STK25C48-25		STK25C48-35		STK25C48-45		LINITO
NO.	#1, #2	Alt.	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
1	t <sub>ELQV</sub>	t <sub>ACS</sub>	Chip Enable Access Time		20		25		35		45	ns
2	t <sub>AVAV</sub> g	t <sub>RC</sub>	Read Cycle Time	20		25		35		45		ns
3	$t_{AVQV}^h$	t <sub>AA</sub>	Address Access Time		22		25		35		45	ns
4	$t_{GLQV}$	t <sub>OE</sub>	Output Enable to Data Valid		8		10		15		20	ns
5	$t_{AXQX}^h$	t <sub>OH</sub>	Output Hold after Address Change	5		5		5		5		ns
6	$t_{ELQX}$	$t_{LZ}$	Chip Enable to Output Active	5		5		5		5		ns
7	$t_{EHQZ^{i}}$	t <sub>HZ</sub>	Chip Disable to Output Inactive		7		10		13		15	ns
8	$t_{GLQX}$	t <sub>OLZ</sub>	Output Enable to Output Active	0		0		0		0		ns
9	$t_{GHQZ}^{i}$	t <sub>OHZ</sub>	Output Disable to Output Inactive		7		10		13		15	ns
10	t <sub>ELICCH</sub> f	t <sub>PA</sub>	Chip Enable to Power Active	0		0		0		0		ns
11	t <sub>EHICCL</sub> e, f	t <sub>PS</sub>	Chip Disable to Power Standby		25		25		35		45	ns


Note g:  $\overline{W}$  must be high during SRAM READ cycles and low during SRAM WRITE cycles. Note h: I/O state assumes  $\overline{E}$ ,  $\overline{G} \le V_{IL}$  and  $\overline{W} \ge V_{IH}$ ; device is continuously selected.

Note i: Measured ± 200mV from steady state output voltage.

# SRAM READ CYCLE #1: Address Controlled<sup>g, h</sup>



# SRAM READ CYCLE #2: E Controlled




# **SRAM WRITE CYCLES #1 & #2**

$(V_{CC} =$	5.0V ±	- 10%) <sup>b</sup>
-------------	--------	---------------------


NO		SYMBOLS		DADAMETED	STK25C48-20		STK25C48-25		STK25C48-35		STK25C48-45		LINUTO
NO.	#1	#2	Alt.	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
12	t <sub>AVAV</sub>	t <sub>AVAV</sub>	t <sub>WC</sub>	Write Cycle Time	20		25		35		45		ns
13	t <sub>WLWH</sub>	t <sub>WLEH</sub>	t <sub>WP</sub>	Write Pulse Width	15		20		25		30		ns
14	t <sub>ELWH</sub>	t <sub>ELEH</sub>	t <sub>CW</sub>	Chip Enable to End of Write	15		20		25		30		ns
15	t <sub>DVWH</sub>	t <sub>DVEH</sub>	t <sub>DW</sub>	Data Set-up to End of Write	8		10		12		15		ns
16	t <sub>WHDX</sub>	t <sub>EHDX</sub>	t <sub>DH</sub>	Data Hold after End of Write	0		0		0		0		ns
17	t <sub>AVWH</sub>	t <sub>AVEH</sub>	t <sub>AW</sub>	Address Set-up to End of Write	15		20		25		30		ns
18	t <sub>AVWL</sub>	t <sub>AVEL</sub>	t <sub>AS</sub>	Address Set-up to Start of Write	0		0		0		0		ns
19	t <sub>WHAX</sub>	t <sub>EHAX</sub>	t <sub>WR</sub>	Address Hold after End of Write	0		0		0		0		ns
20	t <sub>WLQZ</sub> i, j		t <sub>WZ</sub>	Write Enable to Output Disable		7		10		13		15	ns
21	t <sub>WHQX</sub>		t <sub>OW</sub>	Output Active after End of Write	5		5		5		5		ns

Note j: If  $\overline{W}$  is low when  $\overline{E}$  goes low, the outputs remain in the high-impedance state. Note k:  $\overline{E}$  or  $\overline{W}$  must be  $\geq V_{IH}$  during address transitions.

# SRAM WRITE CYCLE #1: W Controlledk



# SRAM WRITE CYCLE #2: E Controlled<sup>k</sup>




# AutoStore™/POWER-UP RECALL

 $(V_{CC} = 5.0V \pm 10\%)^b$ 

NO.	SYMBOLS	PARAMETER	STK2	25C48	UNITS	NOTES
NO.	Standard	PARAMETER	MIN	MAX	UNITS	
22	<sup>t</sup> RESTORE	Power-up RECALL Duration		550	μs	ı
23	t <sub>STORE</sub>	STORE Cycle Duration		10	ms	h
24	t <sub>DELAY</sub>	Time Allowed to Complete SRAM Cycle	1		μs	h
25	V <sub>SWITCH</sub>	Low Voltage Trigger Level	4.0	4.5	V	
26	V <sub>RESET</sub>	Low Voltage Reset Level		3.6	V	f

Note I:  $t_{RESTORE}$  starts from the time  $V_{CC}$  rises above  $V_{SWITCH}$ .

# AutoStore™/POWER-UP RECALL



# **DEVICE OPERATION**

The STK25C48 is a versatile memory chip that provides several modes of operation. The STK25C48 can operate as a standard 8K x 8 SRAM. It has an 8K x 8 EEPROM shadow to which the SRAM information can be copied, or from which the SRAM can be updated in nonvolatile mode.

#### NOISE CONSIDERATIONS

Note that the STK25C48 is a high-speed memory and so must have a high-frequency bypass capacitor of approximately  $0.1\mu F$  connected between  $V_{cc}$  and  $V_{ss}$ , using leads and traces that are as short as possible. As with all high-speed CMOS ICs, normal careful routing of power, ground and signals will help prevent noise problems.

#### **SRAM READ**

The STK25C48 performs a READ cycle whenever E and  $\overline{G}$  are low and  $\overline{W}$  is high. The address specified on pins  $A_{0\text{-}10}$  determines which of the 2,048 data bytes will be accessed. When the READ is initiated by an address transition, the outputs will be valid after a delay of  $t_{\text{AVQV}}$  (READ cycle #1). If the READ is initiated by  $\overline{E}$  or  $\overline{G}$ , the outputs will be valid at  $t_{\text{ELQV}}$  or at  $t_{\text{GLQV}}$ , whichever is later (READ cycle #2). The data outputs will repeatedly respond to address changes within the  $t_{\text{AVQV}}$  access time without the need for transitions on any control input pins, and will remain valid until another address change or until  $\overline{E}$  or  $\overline{G}$  is brought high or  $\overline{W}$  is brought low.

#### **SRAM WRITE**

A WRITE cycle is performed whenever  $\overline{E}$  and  $\overline{W}$  are low. The address inputs must be stable prior to entering the WRITE cycle and must remain stable until either  $\overline{E}$  or  $\overline{W}$  goes high at the end of the cycle. The data on the common I/O pins  $DQ_{0-7}$  will be written into the memory if it is valid  $t_{DVWH}$  before the end of a  $\overline{W}$  controlled WRITE or  $t_{DVEH}$  before the end of an  $\overline{E}$  controlled WRITE.

It is recommended that G be kept high during the entire WRITE cycle to avoid data bus contention on the common I/O lines. If  $\overline{G}$  is left low, internal circuitry will turn off the output buffers  $t_{WLQZ}$  after  $\overline{W}$  goes low.

#### AutoStore™ OPERATION

The STK25C48 uses the intrinsic system capacitance to perform an automatic store on power down. As long as the system power supply takes at least  $t_{\text{STORE}}$  to decay from  $V_{\text{SWITCH}}$  down to 3.6V, the STK25C48 will safely and automatically store the SRAM data in EEPROM on power down.

In order to prevent unneeded *STORE* operations, automatic *STORE* will be ignored unless at least one WRITE operation has taken place since the most recent *STORE* or *RECALL* cycle.

#### POWER-UP RECALL

During power up, or after any low-power condition ( $V_{CC} < V_{RESET}$ ), an internal *RECALL* request will be latched. When  $V_{CC}$  once again exceeds the sense voltage of  $V_{SWITCH}$ , a *RECALL* cycle will automatically be initiated and will take  $t_{RESTORE}$  to complete.

If the STK25C48 is in a WRITE state at the end of power-up *RECALL*, the SRAM data will be corrupted. To help avoid this situation, a 10K Ohm resistor should be connected either between  $\overline{W}$  and system  $V_{cc}$  or between  $\overline{E}$  and system  $V_{cc}$ .

### HARDWARE PROTECT

The STK25C48 offers hardware protection against inadvertent STORE operation and SRAM WRITES during low-voltage conditions. When  $V_{CC} < V_{SWITCH}$ , STORE operations and SRAM WRITES are inhibited.

### LOW AVERAGE ACTIVE POWER

The STK25C48 draws significantly less current when it is cycled at times longer than 50ns. Figure 2 shows the relationship between  $I_{\rm CC}$  and READ cycle time. Worst-case current consumption is shown for both CMOS and TTL input levels (commercial temperature range,  $V_{\rm CC}$  = 5.5V, 100% duty cycle on chip enable). Figure 3 shows the same relationship for WRITE cycles. If the chip enable duty cycle is less than 100%, only standby current is drawn when the chip is disabled. The overall average current drawn by the STK25C48 depends on the following items: 1) CMOS vs. TTL input levels; 2) the duty cycle of chip enable; 3) the overall cycle rate for accesses; 4) the ratio of READs to WRITEs; 5) the operating temperature; 6) the  $V_{\rm CC}$  level; and 7) I/O loading.




Figure 2:  $I_{CC}$  (max) Reads




Figure 3:  $I_{CC}$  (max) Writes

# **ORDERING INFORMATION**

