

MOS INTEGRATED CIRCUIT μ PD78P324, 78P324(A)

16-/8-Bit Single-Chip Microcomputers

The μ PD78P324 is a product in which the μ PD78324's internal mask ROM is replaced by a one-time PROM or EPROM. The one-time PROM product, which enables writing only once, is effective for multiple-device small production of sets or early start of mass-production. The EPROM product, which enables program writing, deletion, and rewriting, is the most suitable for system evaluation.

The μ PD78P324(A) is more reliable than the μ PD78P324. The μ PD78P324(A) is a product resulting from the μ PD78324(A) whose internal mask ROM is replaced by a one-time PROM.

For details of functions, please refer to the following User's Manual. Reading this manual is indispensable especially for designing work.

μPD78322 User's Manual: IEU-1248

FEATURES

- μPD78324 compatible
 - For mass-production, this can be replaced by the μ PD78324 incorporated in the mask ROM.
- Minimum instruction run time: 250 ns (with the external clock operating at 16 MHz): μPD78P324 & 78P324(A)
 320 ns (with the external clock operating at 12.5 MHz): μPD78P324(A1) & 78P324(A2)
- Internal PROM: 32768 x 8 bits
 - · Writing enabled only once (windowless one-time PROM product)
 - Elimination by ultraviolet light and electrical rewriting enabled (EPROM product with window): μ PD78P324 only
- ECC circuit incorporated
 - · High internal PROM content reliablility possible
- PROM programming characteristic: μPD27C1001A compatible
- QTOP[™] microcomputer compatible

Remark A QTOP microcomputer is a single-chip microcomputer with one-time PROM for which program writing, marking, screening, and verifying is completely supported by NEC.

APPLICATION FIELDS

- \bullet µPD78P324: Fields dealing with motor control equipment.
- μPD78P324(A), 78P324(A1), and 78P324(A2): Automotive and transportation equipments, etc.

This document describes the μ PD78P324,78P324(A), μ PD78P324(A1), and μ PD78P324(A2) as well. However, unless there are particular differences, the μ PD78P324 is described as a representative product. PROM is the representative term used for the part common to both the one-time PROM product and the EPROM product.

The information in this document is subject to change without notice.



ORDERING INFORMATION

Part No.	Package	Internal ROM	Operating Temperature (T _A)
μ PD78P324GJ-5BJ	74-pin plastic QFP(20 x 20 mm)	One-time PROM	−10 to +70 °C
μ PD78P324LP	68-pin plastic QFJ(□ 950 mil)	One-time PROM	−10 to +70 °C
μ PD78P324KC	68-pin ceramic WQFN	EPROM	−10 to +70 °C
μ PD78P324KD	74-pin ceramic WQFN	EPROM	−10 to +70 °C
μ PD78P324GJ(A)-5BJ	74-pin plastic QFP(20 x 20 mm)	One-time PROM	−40 to +85 °C
μ PD78P324GJ(A1)-5BJ	74-pin plastic QFP(20 x 20 mm)	One-time PROM	−40 to +110 °C
μ PD78P324GJ(A2)-5BJ	74-pin plastic QFP(20 x 20 mm)	One-time PROM	−40 to +125 °C
μ PD78P324LP(A)	68-pin plastic QFJ(□ 950 mil)	One-time PROM	−40 to +85 °C
μ PD78P324LP(A1)	68-pin plastic QFJ(□ 950 mil)	One-time PROM	−40 to +110 °C
μ PD78P324LP(A2)	68-pin plastic QFJ(□ 950 mil)	One-time PROM	−40 to +125 °C

QUALITY GRADE

Quality Grade	
Standard	
Standard	
Standard	
Standard	
Special	
	Standard Standard Standard Standard Standard Special Special Special Special Special Special

Please refer to "Quality grade on NEC Semiconductor Devices" (Document number IEI-1209) published by NEC Corporation to know the specification of quality grade on the devices and its recommended applications.

2




DIFFERENCES AMONG μ PD78P324, 78P324(A), 78P324(A1), AND 78P324(A2)

Product Name Parameter	μPD78P324 μPD78P324(μPD78P324(A1)	μPD78P324(A2)		
Quality grade	Standard	Special				
Operating ambient temperature (TA)	−10 to +70 °C	−40 to +85 °C	−40 to +110 °C	−40 to +125 °C		
Operating frequency	8 to 10	6 MHz	8 to 12	.5 MHz		
Minimum instruction execution time	250 ns (when ope	perated at 16 MHz) 320 ns (when operated at 12.5 MHz)				
Permissible pin injection current characteristics on overvoltage application	None	Provided				
DC characteristics	Differ in the analog pin input leak current, the VDD supply current, and the data retention current.					
AC characteristics	Differ in the bus timing.					
A/D converter characteristics	Differ in the analog input voltage and the A/D converter data retention current.					
One-time PROM product	Provided					
EPROM product	Provided	None				



PIN CONFIGURATION (Top View)


- (1) Normal operation mode
- (a) 74-pin plastic QFP(20 x 20 mm); 74-pin ceramic WQFN



Caution As a measure against noise, please connect the NC pin to Vss. (It is also possible to leave this pin unconnected.)

Remark Pin-compatible with μ PD78324GJ.

(b) 68-pin plastic QFJ(□ 950 mil); 68-pin ceramic WQFN



Remark Pin-compatible with μ PD78324LP.

NEC

P00-P07 : Port0
P20-P27 : Port2
P30-P34 : Port3
P40-P47 : Port4
P50-P57 : Port5
P70-P77 : Port7

P80-P85 : Port8
P90-P93 : Port9

NMI : Nonmakable Interrupt INTP0-INTP6 : Interrupt from Peripherals

RTP0-RTP7 : Realtime Port
TI : Timer Input
TxD : Transmit Data
RxD : Receive Data

SB0/SO : Serial Bus/Serial Output SB1/SI : Serial Bus/Serial Input

SCK : Serial Clock

TO00-TO03 : TO10, TO11 : Timer Output

RESET : Reset X1, X2 : Crystal

WDTO : Watchdog Timer Output

EA : External Access
TMD : Turbo Mode

TAS : Turbo Access Strobe

WR : Write Strobe

RD : Read Strobe

ASTB : Address Strobe

AD0-AD7 : Address/Data Bus

A8-A15 : Address Bus

AN0-AN7 : Analog Input


AVREF : Analog Reference Voltage

AVss : Analog Vss
AVDD : Analog VDD
VDD : Power Supply

Vss : Ground

NC : Non-connection

- (2) PROM programming mode ($\overline{RESET} = H$, AVDD = L)
 - (a) 74-pin plastic QFP (20 x 20 mm); 74-pin ceramic WQFN



Cautions 1. Codes marked by brackets refer to processing by pins unused in PROM programming mode.


L : Connect to Vss individually via a resistor.

G : Connect to Vss.

Open : Do not connect anything.

2. As a measure against noise, please connect the NC pin to Vss. (It is also possible to leave this pin unconnected.)

(b) 68-pin plastic QFJ(□ 950 mil); 68-pin ceramic WQFN



Caution Codes marked by brackets refer to processing by pins unused in PROM programming mode.

L : Connect to Vss individually via a resistor.

G : Connect to Vss.

Open: Do not connect anything.


A0-A16 : Address Bus $\overline{\text{RESET}}$: $\overline{\text{D0-D7}}$: Data Bus $\overline{\text{AV}_{\text{DD}}}$: $\overline{\text{Programming Mode Set}}$

CE : Chip Enable VPP : Programming Power Supply

OE : Output Enable NC : Non-connection

PGM : Programming Mode

INTERNAL BLOCK DIAGRAM



Remark *: When in PROM programming mode



TABLE OF CONTENTS

1.	LIST OF PIN FUNCTIONS	. 11
	1.1 NORMAL OPERATION MODE	. 11
	1.2 PROM PROGRAMMING MODE (RESET = H, AVDD = L)	. 13
	1.3 PIN I/O CIRCUIT AND UNUSED-PIN PROCESSING	. 14
2.	DIFFERENCE BETWEEN μPD78P324 AND μPD78324	. 16
3.	PROM PROGRAMMING	. 17
	3.1 OPERATION MODE	. 18
	3.2 PROCEDURE FOR PROM WRITE	. 19
	3.3 PROCEDURE FOR PROM READ	. 21
4.	ERASURE CHARACTERISTICS (μPD78P324KC/KD ONLY)	. 22
5.	ERASURE WINDOW SEAL (μPD78P324KC/KD ONLY)	. 22
6.	ONE-TIME PROM PRODUCT SCREENING	. 22
7.	ELECTRICAL SPECIFICATIONS	. 23
8.	PACKAGE DRAWINGS	65
9.	RECOMMENDED SOLDERING CONDITIONS	. 69
ΑP	PENDIX A. CONVERSION SOCKET PACKAGE DRAWING AND	
	RECOMMENDED SUBSTRATE INSTALLATION PATTERN	71
ΑP	PENDIX B. TOOLS	
	B.1 DEVELOPMENT TOOLS	
	B.2 EVALUATION TOOLS	. 77
	B.3 EMBEDDED SOFTWARE	. 77



1. LIST OF PIN FUNCTIONS

1.1 NORMAL OPERATION MODE

(1) Port pins

Pin Name	I/O	Function	Shared Pin Name
P00-P07	I/O	Port 0. 8-bit I/O port. I/O specifiable per bit. (Operable as a real-time output port as well.)	RTP0-RTP7
P20			NMI
P21			INTP0
P22			INTP1
P23	lt	Port 2.	INTP2
P24	Input	8-bit input-only port.	INTP3
P25			INTP4
P26			INTP5
P27			INTP6/TI
P30			TxD
P31		B 46	R×D
P32	I/O	Port 3. 5-bit I/O port.	SO/SB0
P33		I/O specifiable per bit.	SI/SB1
P34			SCK
P40-P47	I/O	Port 4. 8-bit I/O port. I/O specifiable in units of eight bits.	AD0-AD7
P50-P57	I/O	Port 5. 8-bit I/O port. I/O specifiable per bit.	A8-A15
P70-P77	Input	Port 7. 8-bit input-only port.	AN0-AN7
P80			TO00
P81			TO01
P82	1/0	Port 8.	TO02
P83	I/O	6-bit I/O port. I/O specifiable per bit.	TO03
P84			TO10
P85			TO11
P90			RD
P91	1/0	Port 9.	WR
P92	I/O	4-bit I/O port. I/O specifiable per bit.	TAS
P93			TMD



(2) Pins other than ports (1/2)

Pin Name	I/O	Function	Shared Pin Name
RTP0-RTP7	Output	Real-time output port performing pulse outputs synchro- nously with the trigger symbols from the real-time pulse unit (RPU).	P00-P07
INTP0			
INTP1			P22
INTP2			P23
INTP3	Input	External interrupt request input of edge detection. A valid edge can be selected by the external interrupt	P24
INTP4		mode register.	P25
INTP5			P26
INTP6			P27/TI
NMI	Input	Non-maskable interrupt request input of edge detection. A valid edge can be selected by the external interrupt mode register.	P20
TI	Input	External counter clock input to Timer 1 (TM1).	P27/INTP6
RxD	Input	Serial data input of the asynchronous serial interface (UART).	P31
TxD	Output	Serial data output of the asynchronous serial interface (UART).	P30
SI	Input	Serial data input in three-wire mode of the clock synchronous serial interface.	P33/SB1
SO	Output	Serial data input in three-wire mode of the clock synchronous serial interface.	P32/SB0
SB0	1/0	Serial data output in three-wire mode of the clock	P32/SO
SB1	- I/O	synchronous serial interface.	P33/SI
SCK	I/O	Serial clock I/O of the clock synchronous serial interface.	P34
AD0-AD7	I/O	Address data bus for accessing external memory.	P40-P47
A8-A15	Output	Address bus for accessing external memory.	P50-P57
RD		Read signal output to external memory.	P90
WR	Output	Write signal output to external memory.	P91
TAS	Output	Control signal output for accessing the turbo access	P92
TMD	Catput	manager (μPD71P301) ^{Note} .	P93
TO00			P80
TO01			P81
TO02			P82
TO03	Output	Output from the real-time pulse unit.	P83
TO10	TO10		P84
TO11			P85

Note The turbo access manager (μ PD71P301) is a maintenance product.



(2) Pins other than ports (2/2)

Pin Name	I/O	Function	Shared Pin Name
ASTB	Output	Access to external memory. Timing signal output for externally latching the lower address which is output from the AD0-AD7 pin.	_
WDTO	Output	Output of the signal which indicates that the watchdog timer generated a non-maskable interrupt.	
ĒĀ	Input	Normally, the \overline{EA} pin is connected to V _{DD} . By connecting the \overline{EA} pin to Vss, the system is placed in ROM-less mode to access external memory. The level of the \overline{EA} pin cannot be switched over during operation.	
AN0-AN7	Input	Analog input to the A/D converter	P70-P77
AVREF	Input	Reference voltage input of the A/D converter.	_
AVdd	_	Analog power of the A/D converter.	_
AVss	_	Ground of the A/D converter.	_
RESET	Input	Input of the system reset.	_
X1	Input	Connection of the crystal oscillator for system clock generation. When clocks are supplied externally, they are	_
X2	_	input to the X1 pin and their reverse signals are input to the X2 pin. (The X2 pin can also be left unconnected.)	
VDD	_	Positive power voltage.	_
Vss	_	Ground.	_
NC	_	Internally unconnected. Please connect this to Vss. (It can also be left unconnected.)	_

1.2 PROM PROGRAMMING MODE (RESET = H, AVDD = L)

Pin Name	I/O	Function
AV _{DD}		DDOM:
RESET	Input	PROM programming mode setting
A0-A16	Input	Address bus
D0-D7	I/O	Data bus
PGM	Input	Program input
CE	Input	PROM enable input
ŌĒ	Input	Read strobe to PROM
VPP		Write power
V _{DD}		Positive power voltage
Vss	_	Ground
NC		Internally unconnected. Please connect this to Vss. (It can also be left unconnected.)




1.3 PIN I/O CIRCUIT AND UNUSED-PIN PROCESSING

The I/O circuits of the pins are shown in Table 1-1 and Figure 1-1 some of them in a simplified form.

Table 1-1. I/O Circuit Types of Pins and Recommended Connection Methods When Unused

Pin Name	I/O Circuit Type	Recommended Connection Method When Unused
P00/RTP0-P07/RTP7	5	Input status: Connected to VDD or Vss via a resistor individually. Output status: No connection required.
P20/NMI P21/INTP0-P26/INTP5 P27/INTP6/TI	2	Connected to Vss.
P30/TxD P31/RxD	5	
P32/SO/SB0 P33/SI/SB1 P34/SCK	8	Input status: Connected to VDD or Vss via a resistor individually. Output status: No connection required.
P40/AD0-P47/AD7 P50/A8-P57/A15	5	
P70/AN0-P77/AN7	9	Connected to Vss.
P80/TO00-P83/TO03 P84/TO10, P85/TO11	5	
P90/RD P91/WR P92/TAS P93/TMD	5	Input status: Connected to VDD or Vss via a resistor individually. Output status: No connection required.
WDTO	3	
ASTB	4	No connection required.
ĒĀ	1	_
RESET	2	_
AVDD	_	Connected to V _{DD} .
AV _{REF} AV _{SS}	_	Connected to Vss.
VPP	_	Connected to VDD.
NC	_	Connected to Vss. (It is also possible to leave this unconnected.)

Figure 1-1. I/O Circuits of Pins





DIFFERENCES BETWEEN µPD78P324 AND µPD78324

The μ PD78P324 is a product in which the μ PD78324's internal mask ROM is replaced by a 32KB PROM. Therefore, these two products share the same functions, except for differences deriving from the ROM specifications (for example, Write and Verify, etc.). Their differences are shown in Table 2-1 below.

Table 2-1. Differences between μ PD78P324 and μ PD78324

Product Name Parameter	μPD78	μPD78324			
Internal program memory (Electric write)	One-time PROM EPROM (Write enabled only once) (Rewrite enabled)		Mask ROM		
ECC circuit	Wi	Without			
PROM programming pin	Wi	Without			
Package	68-pin plastic QFJ 74-pin plastic QFP • 68-pin ceramic WQFN • 74-pin ceramic WQFN		• 68-pin plastic QFJ • 74-pin plastic QFP		
Electrical characteristics	Differ in current consumption, etc.				
Others	As they differ in their circuit size and mask layout, their noise resistance volume and noise reflection differ.				

- Cautions 1. The PROM product and the mask ROM product differ in their noise resistance volume and noise reflection. If replacement of the PROM product with the mask ROM product in the process of trial to mass production is being considered, ensure to make a sufficient evaluation with the CS product (not ES product) of the mask ROM product.
 - 2. The μ PD78P324(A)/(A1)/(A2) are one-time PROM products only. The differences between the μ PD78P324(A)/(A1)/(A2) and the μ PD78324(A)/(A1)/(A2) are the same as those shown in the table above, except in terms of the EPROM product.

16

3. PROM PROGRAMMING

The μ PD78P324 incorporates an electrically writable 32768-by-8-bit program PROM and an 8192-by-6-bit ECC (error correcting code) PROM.

ECC corrects the errors in codes written in the program PROM, thus improving the reliability of the PROM content. Figure 3-1 shows the memory map in programming mode.

A004H
A003H
ECW

A000H
9FFFH

PROM for ECCNote
(8192 x 6)

8000H
7FFFH

Program PROM
(32768 x 8)

Figure 3-1. Memory Map in Programming Mode

Note On the ECC PROM, the lower 6 bits are valid.

When programming, set the RESET pin and the AVDD pin to PROM programming mode. The programming characteristics of the μ PD78P324 are compatible with the μ PD27C1001A. However, the programming mode is compatible only with the byte program mode of the μ PD27C1001A. For setting on the PROM programmer, please select the byte program mode of the 27C1001A mode.

When using the ECC circuit, reset the lowest bit (A000.0) of the lowest byte of the ECW (ECC control word) to enable the operation of the ECC circuit. ECW is a 4-byte register which controls the operation of the ECC circuit. ECC and ECW are generated automatically with the ECCGEN (ECC generator) which comes with the RA78K3 assembler package. (ECC is generated in the lower 6 bits; and the upper 2 bits are fixed to 1.)

Table 3-1. Pin Functions in Programming Mode

Function	Normal Operation Mode Programming Mode			
Address input	P00-P07, P80, P20, P81-P85, P33, P34 A0-A16			
Data input	P40-P47 D0-D07			
Program pulse	P32	PGM		
Chip enable	P31 CE			
Output enable	P30 OE			
Program voltage	V _{PP}			
Mode voltage	RESET, AVDD			

3.1 OPERATION MODE

When placing the microcomputer in programming Write/Verify mode, set it to $\overline{RESET} = H$ and AVDD = L. In this mode, an operation mode in Table 3-2 can be selected by further setting the \overline{CE} and \overline{OE} pins.

When reading the content of the PROM, set it to Read mode. Process the unused pins in accordance with the instructions in the PIN CONFIGURATION.

Table 3-2. Operation Mode of PROM Programming

Mode	RESET	AVDD	CE	ŌĒ	PGM	V _{PP}	V _{DD}	D0-D7	
Program Write			L	Н	L	+12.5 V	+6.5 V	Data input	
Program verify			L	L	Н			Data output	
Program inhibit			Х	L	L			High impedance	
1 Togram minbit	Н	L	X	Н	Н			riigii iiripedance	
Read				L	L	Н			Data output
Output disable			L	Н	X	+5 V	+5 V	High impedance	
Standby			Н	Х	Х			High impedance	

Remark x: L or H

3.2 PROCEDURE FOR PROM WRITE

The procedure for writing into the PROM is as follows (see Figure 3-3).

- (1) Fix to RESET = H; and AVDD = L. Other unused pins are processed as directed by the PIN CONFIGURATION.
- (2) Supply +6.5 V to the VDD pin; and +12.5 V to the VPP pin. Enter the low level into the CE pin.
- (3) Enter the initial address into A0-A16.
- (4) Enter the Write data into D0-D7.
- (5) Enter the 0.1 ms program pulse (active low) into the \overline{PGM} pin.
- (6) Verify mode. Check if the Write data has been written or not.

 Enter the active low pulse into the OE pin and read the Write data from D0-D7.
 - When written: Move to (8).
 - When not able to write: Repeat (4) to (6). If it is not possible to write even when the repetition has been made ten times, move to (7).
- (7) Stop the Write operation as a defective device.
- (8) Increment the address.
- (9) Repeat (4) to (8) until the final address.

The timing of the above (2) to (7) steps is shown in Figure 3-2.




Figure 3-2. PROM Write/Verify Timing






Figure 3-3. Write Procedure Flowchart


3.3 PROCEDURE FOR PROM READ

The PROM content is read to the external data bus (D0-D7) in accordance with the following procedure:

- (1) Fix to RESET = H; and AVDD = L. Other unused pins are processed as directed by the PIN CONFIGURATION.
- (2) Supply +5 V to the VDD and VPP pins.
- (3) Enter the address of the data read into the A0-A16 pin.
- (4) Read mode ($\overline{CE} = L$; $\overline{OE} = L$)
- (5) Data is output to the D0-D7 pin.

The timing of the above (2) to (5) is shown in Figure 3-4.

Figure 3-4. PROM Read Timing





4. ERASURE CHARACTERISTICS (μPD78P324KC/KD ONLY)

The μ PD78P324KC/KD can erase (FFH) the content of the data written in the program memory and perform rewriting.

The data content is erased by radiating light with a wavelength shorter than about 400 nm on the erasure window. Normally, ultraviolet light with a wavelength of 254 nm is radiated. The volume of light required for erasing the data content completely is as follows:

- Ultraviolet ray intensity x erasure time: 15 W·s/cm² or more
- Erasure time: 15 to 20 mins (This is so when using an ultraviolet lamp of 12,000 μ W/cm². However, a longer time may be required due to performance degradation of the ultraviolet ray lamp or dirt deposited on the erasure window, etc.)

For erasure, make sure to place the ultraviolet ray lamp at a location within 2.5 cm from the erasure window. If the ultraviolet ray lamp is equipped with a filter, make sure that the filter is removed for radiation.

5. ERASURE WINDOW SEAL (μPD78P324KC/KD ONLY)

If the erasure window part of the μ PD78P324KC/KD is exposed to sunlight or fluorescent light for too long, the EPROM data may be erased or the internal circuits may malfunction. To prevent such an accident, please ensure that the erasure window part is covered with a protective seal except when the data is going to be erased.

The EPROM package with window is shipped with a protective seal that is NEC's guarantee of quality.

6. ONE-TIME PROM PRODUCT SCREENING

Structurally, it is not possible for NEC to test the one-time PROM products (μ PD78P324GJ-5BJ/(A)/(A1)/(A2) and 78P324LP/(A)/(A1)/(A2) completely before shipment. Therefore, it recommended that, after writing the required data, the screening be implemented to verify the PROM after storing the product in the following temperature and condition.

Storage Temperature	Storage Time
125 °C	24 hrs

NEC provides at a charge services including the one-time PROM writing, sealing, screening and verifying under the title of QTOP microcomputer. For further details, please contact an NEC salesperson.



7. ELECTRICAL SPECIFICATIONS

(1) μ PD78P324 Electrical Specifications (1/9)

Absolute Maximum Ratings (T_A = 25 °C)

Parameter	Symbol	Condition		Rating	Unit
	V _{DD}			-0.5 to +7.0	V
	AV _{DD}			-0.5 to V _{DD} +0.5	V
Supply voltage	V _{PP}			-0.5 to +13.5	V
	AVss			-0.5 to +0.5	V
Input voltage	Vı		Note 1	-0.5 to V _{DD} +0.5	V
Output voltage	Vo			-0.5 to V _{DD} +0.5	V
	Іог	All output pins		put pins 4.0	
Low-level output current		Total of all output pins		90	mA
		All output pins		-1.0	mA
High-level output current	Іон	Total of all output pins		-20	mA
			AVDD > VDD	-0.5 to V _{DD} +0.5	
Analog input voltage	VIAN	Note 2	$V_{DD} \ge AV_{DD}$	-0.5 to AV _{DD} +0.5	V
			AVDD > VDD	-0.5 to V _{DD} +0.5	
A/D converter reference input voltage	AVREF	√ REF	$V_{DD} \ge AV_{DD}$	-0.5 to AV _{DD} +0.5	V
Operating ambient temperature	TA		-	−10 to +70	°C
Storage temperature	T _{stg}			-65 to +150	°C

Notes 1. Except P70/AN0-P77/AN7.

2. P70/AN0-P77/AN7 pins.

Caution

If the absolute maximum rating of any one of the parameters is exceeded even momentarily, the quality of the product may be degraded. In other words, the product may be physically damaged if any of the absolute maximum ratings is exceeded. Be sure to use the product without exceeding these ratings.

Recommended Operating Range

Oscillation Frequency	TA	V_{DD}	
$8MHz \le fxx \le 16MHz$	−10 to +70 °C	+5.0 V ±10 %	

Capacitance (TA = 25 $^{\circ}$ C, Vss = V_{DD} = 0 V)

Parameter	Symbol	Condition	MIN.	TUP.	MAX.	Unit
Input capacitance	Cı				10	pF
Output capacitance	Со	f = 1 MHz; 0 V except measured pins			20	pF
I/O capacitance	Сю	o v except measured pins			20	pF



(1) μ PD78P324 Electrical Specifications (2/9)

Oscillator Characteristics (TA = -10 to +70 $^{\circ}$ C, V_{DD} = +5 V \pm 10 %, Vss = 0 V)

Oscillator	Recommended Circuit	Parameter	MIN.	MAX.	Unit
Ceramic oscillator or crystal oscillator	X2 X1 Vss ——————————————————————————————————	Oscillation frequency (fxx)	8	16	MHz
External clock X1	X1 input frequency (fx)	8	16	MHz	
	No connection required	$X1$ input rise time, fall time (t_{XR} , t_{XF})	0	20	ns
		X1 input high-/low-level width (twxн, twxL)	25	80	ns

Caution When using the system clock oscillation circuit, wire the part encircled in the dotted line in the following manner to avoid the influence of the wiring capacity, etc.

- · Make the wiring as short as possible.
- Avoid intersecting other signal conductors. Avoid approaching lines in which very high fluctuating currents run.
- Make sure that the grounding point of the oscillation circuit capacitor always has the same electrical potential as Vss. Avoid grounding with a grand pattern in which very high currents run.
- · Do not fetch signals from the oscillation circuit.



(1) μ PD78P324 Electrical Specifications (3/9)

Recommended Oscillation Circuit Constants

Ceramic Oscillator

Manufacturer	Product Name	Fragues of (MIII-)	Recommended Constant		
Manufacturer	Product Name	Frequency (MHz)	C1 (pF)	C2 (pF)	
	CSA8.00MT CSA12.0MT	8.0 12.0	30	30	
Murata Mfg. Co., Ltd.	CSA14.74MXZ040 CSA16.00MX040	14.74 16.0	15	15	
	CST8.00MTW CST12.0MTW CST14.74MXW0C3 CST16.00MXW0C3	8.0 12.0 14.74 16.0	Incorporated	Incorporated	



(1) μ PD78P324 Electrical Specifications (4/9)

DC Characteristics (TA = -10 to +70 °C, VDD = +5 V \pm 10 %, Vss = 0 V)

Parameter	Symbol	С	ondition	MIN.	TYP.	MAX.	Unit
Low-level input voltage	VIL			0		0.8	V
	V _{IH1}		Note 1	2.2			.,
High-level input voltage	V _{IH2}		Note 2	0.8 V _{DD}			V
Low-level output voltage	Vol	lou	= 2.0mA			0.45	V
High-level output voltage	Vон	Іон = -400 <i>µ</i> A		V _{DD} -1.0			V
Input leakage current	lu	Note 3	$0 \text{ V} \leq V_I \leq V_{DD}$			±10	μΑ
Analog pin input leakage current	ILIAN	Note 4	0 V ≤ VIAN ≤ AVREF			±10	μΑ
Output leakage current	Іго	0 V	$\leq V_0 \leq V_{DD}$			±10	μΑ
	I _{DD1}	Operation	on mode		70	95	mA
VDD supply current	I _{DD2}	HALT mode			35	55	mA
Data retention voltage	VDDDR	STOP mode		2.5			V
Data retention current		OTOD	VDDDR = 2.5 V		2	10	μΑ
	IDDDR	IDDDR STOP mod	V _{DDDR} =5.0 V±10%		10	50	μΑ

Notes 1. Pins other than pins in Note 2.

- **2.** RESET, X1, X2, P20/NMI, P21/INTP0, P22/INTP1, P23/INTP2, P24/INTP3, P25/INTP4, P26/INTP5, P27/INTP6/TI, P32/SO/SB0, P33/SI/SB1, P34/SCK pins.
- 3. Pins except P20/NMI, EA/VPP, X1, X2
- 4. When not sampling the analog input



(1) μ PD78P324 Electrical Specifications (5/9)

AC Characteristics (TA = –10 to +70 °C, VdD = +5 V $\pm 10\%$, Vss = 0 V, CL = 100pF)

Non-serial Read/Write Operation (when connecting general-purpose memory)

Parameter	Symbol	Condition	MIN.	MAX.	Unit
System clock cycle time	tсүк		125	250	ns
Address setup time (vs. ASTB ↓)	t sast		32		ns
Address hold time (vs. ASTB ↓)	thsta		32		ns
$Address \to \overline{RD} \downarrow delay \ time$	t dar		85		ns
$\overline{RD} \downarrow \to address$ float time	tfra			10	ns
Address → data input time	t DAID			222	ns
$\overline{RD} \downarrow \to data$ input time	torid			112	ns
$ASTB \downarrow \to \overline{RD} \downarrow delay\ time$	tostr		42		ns
Data hold time (vs. RD ↑)	thrid		0		ns
$\overline{RD} \uparrow \to address$ active time	t dra		50		ns
RD low-level width	twrl		147		ns
ASTB high-level width	twsтн		37		ns
$Address \to \overline{WR} \downarrow delay \; time$	tdaw		85		ns
ASTB \downarrow \rightarrow data output time	tostod			102	ns
$\overline{ m WR}\downarrow ightarrow$ data output time	towod			40	ns
$ASTB \downarrow \to \overline{WR} \downarrow delay time$	tostw		42		ns
Data setup time (vs. WR ↑)	tsodw		147		ns
Data hold time (vs. WR ↑)	thwod		32		ns
$\overline{\mathrm{WR}} \uparrow \rightarrow ASTB \uparrow delay time$	towst		42		ns
WR low-level width	twwL		147		ns



(1) μ PD78P324 Electrical Specifications (6/9)

tcvк-dependent Bus Timing Definition

Symbol	Calculation formula	MIN./MAX.	Unit
t sast	0.5T-30	MIN.	ns
t hsta	0.5T-30	MIN.	ns
t dar	T-40	MIN.	ns
t DAID	(2.5+n) T-90	MAX.	ns
t DRID	(1.5+n) T-75	MAX.	ns
t dstr	0.5T-20	MIN.	ns
t dra	0.5T-12	MIN.	ns
twrl	(1.5+n) T-40	MIN.	ns
twsтн	0.5T-25	MIN.	ns
t DAW	T-40	MIN.	ns
tdstod	0.5T+40	MAX.	ns
tostw	0.5T-20	MIN.	ns
tsodw	1.5T-40	MIN.	ns
thwod	0.5T-30	MIN.	ns
towst	0.5T-20	MIN.	ns
twwL	(1.5+n) T-40	MIN.	ns

- **Remarks** 1. T = tcyk = 1/fck (fck refers to the internal system clock frequency)
 - 2. n refers to the count of weight cycles defined by the user software.
 - 3. Among the parameters for bus timing, only those listed in this table are dependent on tcyk.



(1) μ PD78P324 Electrical Specifications (7/9)

Serial Operation (TA = -10 to +70 $^{\circ}$ C, V_{DD} = +5 V ± 10 %, Vss = 0 V)

Parameter	Symbol	Condition		MIN.	MAX.	Unit
Carial alash avalatinas	tovov	SCK output	Internal divide-by-eight	1		μs
Serial clock cycle time	tcysk	SCK input	External clock	1		μs
0		SCK output	Internal divide-by-eight	420		ns
Serial clock low-level width	twskl	SCK input	External clock	420		ns
0	twskh	SCK output	Internal divide-by-eight	420		ns
Serial clock high-level width		SCK input	External clock	420		ns
SI setup time (vs. SCK ↑)	tsrxsk			80		ns
SI hold time (vs. SCK ↑)	thskrx			80		ns
$\overline{\operatorname{SCK}}\downarrow o \operatorname{SO}$ delay time	tdsktx	$R = 1 \text{ k}\Omega$, $C = 100 \text{pF}$			210	ns

tcүк-dependent Serial Operation

Symbol	Conc	lition	Calculation Formula	MIN./MAX.	Unit
tcysk SCK output	SCK output	Internal divide-by-eight	8T	MIN.	ns
	SCK input	External clock	8T	MIN.	ns
	SCK output	Internal divide-by-eight	4T–80	MIN.	ns
twskl	SCK input	External clock	4T–80	MIN.	ns
	SCK output	Internal divide-by-eight	4T–80	MIN.	ns
twsкн	SCK input	External clock	4T–80	MIN.	ns

- **Remarks** 1. T = tcyk = 1/fck (fck refers to the internal system clock frequency)
 - 2. Among the parameters for serial operation, only those listed in this table are dependent on tcyk.



(1) μ PD78P324 Electrical Specifications (8/9)

Other Operations (TA = -10 to +70 °C, VDD = +5 V \pm 10 %, VDD = 0 V)

Parameter	Symbol	Condition	MIN.	MAX.	Unit
NMI high-/low-level width	twnih, twnil	Analog noises removed	4		μs
INTP0 high-/low-level width	twioн, twioL		1		μs
INTP1 high-/low-level width	twi1H, twi1L		1		μs
INTP2 high-/low-level width	twi2H, twi2L		1		μs
INTP3 high-/low-level width	twiзн, twiзL		1		μs
INTP4 high-/low-level width	twi4H, twi4L		1		μs
INTP5 high-/low-level width	twish, twish		1		μs
INTP6 high-/low-level width	twich, twicl		1		μs
RESET high-/low-level width	twrsh, twrsl	Analog noises removed	3.5		μs
TI high-/low-level width	twtih, twtil		1		μs
VDD rise/fall time	trvd, tfvd		200		μs

Other tcyk-dependent Operations


Symbol	Calculation formula	MIN./MAX.	Unit
twюн	8T	MIN.	ns
twioL	8T	MIN.	ns
twiiн	8T	MIN.	ns
twi1L	8T	MIN.	ns
twi2H	8T	MIN.	ns
twi2L	8T	MIN.	ns
twiзн	8T	MIN.	ns
twiзL	8T	MIN.	ns
tw14H	8T	MIN.	ns
ŤWI4L	8T	MIN.	ns
twіsн	8T	MIN.	ns
†wi5L	8T	MIN.	ns
twi6н	8T	MIN.	ns
†wi6L	8T	MIN.	ns
twтıн	8T	MIN.	ns
twtil	8T	MIN.	ns

- Remarks 1. T = tcyk = 1/fclk (fclk refers to the internal system clock frequency)
 - 2. Only the parameters listed in this table depend on tcyk.



(1) μ PD78P324 Electrical Specifications (9/9)

AC Timing Test Point




A/D Converter Characteristics (Ta = -10 to +70 °C, VdD = +5 V \pm 10 %, Vss = AVss = 0 V, VdD -0.5 V \leq AVdD \leq VdD)

Parameter	Symbol	Co	ndition	MIN.	TYP.	MAX.	Unit
Resolution				10			bit
T . I Noted		4.5 V ≤ A	AV _{REF} ≤ AV _{DD}			±0.4	%FSR
Total error ^{Note1}		$3.5 \text{ V} \leq \text{AV}_{\text{REF}} \leq \text{AV}_{\text{DD}}$				±0.7	%FSR
Quantization error						±1/2	LSB
Conversion time	tconv			144			tсүк
Sampling time	t SAMP			24			tсүк
Zero-scale error ^{Note1}		4.5 V ≤ A	AV _{REF} ≤ AV _{DD}		±1.5	±2.5	LSB
2610-36816 61101 ····		3.4 V ≤ AVREF ≤ AVDD			±1.5	±4.5	LSB
Full-scale error ^{Note 1}		$4.5~V \leq AV_{REF} \leq AV_{DD}$			±1.5	±2.5	LSB
		$3.4 \text{ V} \leq \text{AV}_{\text{REF}} \leq \text{AV}_{\text{DD}}$			±1.5	±4.5	LSB
Non-linear error ^{Note 1}		$4.5 \text{ V} \le \text{AV}_{\text{REF}} \le \text{AV}_{\text{DD}}$ $3.4 \text{ V} \le \text{AV}_{\text{REF}} \le \text{AV}_{\text{DD}}$			±1.5	±2.5	LSB
Non-linear error					±1.5	±4.5	LSB
Analog input voltageNote 2	VIAN			0		AV _{DD}	V
A 1		When not sampled			10		MΩ
Analog input impedance	RAN	When sampled			Note 3		
Reference voltage	AVREF			3.4		AV _{DD}	V
AVREF current	AIREF				1.0	3.0	mA
AV _{DD} supply current	Aldd	Operation mode			2.0	6.0	mA
A/D		OTOD :	AVDDDR = 2.5 V		2	15	μΑ
A/D converter data retention current	Alddr STOP m		AVDDDR=5 V±10%		10	50	μΑ

Notes 1. Quantization error excluded.

- 2. When $-0.3~V \le V_{IAN} \le 0~V$, the conversion result becomes 000H. When $0~V < V_{IAN} < AV_{REF}$, the conversion is performed at a resolution of 10 bits. When $AV_{REF} \le V_{IAN} \le AV_{DD}$, the conversion result is 3FFH.
- 3. The analog input impedance in sampling is the same as the equivalent circuit shown in the diagram below. (The values in the diagram are TYP. values; therefore, they are not assured.)





(2) μ PD78P324(A) Electrical Specifications (1/9)

Absolute Maximum Ratings (T_A = 25 °C)

Parameter	Symbol	Condition		Rating	Unit		
	V _{DD}			-0.5 to +7.0	V		
0 1 1	AV _{DD}			-0.5 to V _{DD} +0.5	V		
Supply voltage	V _{PP}			-0.5 to +13.5	V		
	AVss			-0.5 to +0.5	V		
Input voltage	Vı	N	lotes 1, 2	-0.5 to V _{DD} +0.5	V		
Output voltage	Vo			-0.5 to V _{DD} +0.5	V		
		All output pins		4.0	mA		
Low-level output current	Іоь	Total of all output pins		90	mA		
		All output pins		-1.0	mA		
High-level output current	Іон	Total of all output pins		-20	mA		
A 1 1 1 1 1			AVDD > VDD	-0.5 to V _{DD} +0.5			
Analog input voltage	VIAN	Notes 2, 3	$V_{DD} \ge AV_{DD}$	-0.5 to AV _{DD} +0.5	V		
40			AVDD > VDD	-0.5 to V _{DD} +0.5	.,		
A/D converter reference input voltage	AVREF		$V_{DD} \ge AV_{DD}$	-0.5 to AV _{DD} +0.5	V		
Operating ambient temperature	TA					-40 to +85	°C
Storage temperature	T _{stg}			-65 to +150	°C		

Notes 1. Except P70/AN0-P77/AN7.

- 2. The overvoltage condition of the allowable pin injection current characteristics in overvoltage application is excluded.
- 3. P70/AN0-P77/AN7 pins.

Caution

If the absolute maximum rating of any one of the parameters is exceeded even momentarily, the quality of the product may be degraded. In other words, the product may be physically damaged if any of the absolute maximum ratings is exceeded. Be sure to use the product without exceeding these ratings.



(2) μ PD78P324(A) Electrical Specifications (2/9)

Permissible Pin Injection Current Characteristics in Overvoltage Application (TA = −40 to +85 °C, VDD = +5 V \pm 10%, Vss = 0 V)

Parameter	Symbol		Condition		MIN.	TYP.	MAX.	Unit
		Input ports other	Peak value			10	mA	
D :::	I _I ЈН1		than ANn (n = 0-7)	Mean value			0.5	mA
Positive injection		1 pin	AN (0.7)	Peak value			3	mA
Current (VIN > VDD)	Іілн2		ANn (n = 0-7)	Mean value			1	mA
		T		Peak value			100	mA
Ілн То	Total	of all input pins	Mean value			5	mA	
			Input ports other	Peak value			-4	mA
	IIJL1		than ANn (n = 0-7)	Mean value			-0.4	mA
Negative injection		1 pin	AN (0.7)	Peak value			-4	mA
current (Vin < Vss)	ANn (n = 0-7)	Mean value			-0.3	mA		
luL Total of all i	T-4-1	-f -ll i	Peak value			-40	mA	
	or all input pins	Mean value			-3	mA		

- Cautions 1. When the injection current has run into the analog input pin (ANn: n = 0-7), the A/D conversion result of the analog input contiguous to the current injection pin has the value of the standard in which the injection current is not running plus $\pm 2LSB$.
 - 2. The mean value (absolute value) of the pin injected current is as follows:

Mean value =
$$((1/T) \int_0^T |i(t)|^{3/2} dt)^{2/3}$$

In this, i(t) refers to the pin injected current. The maximum value of li(t)I is the peak value.

Recommended Operating Range

Oscillation Frequency	Та	V _{DD}
$8MHz \le fxx \le 16MHz$	−40 to +85 °C	+5.0 V ±10 %

Capacitance (TA = 25 °C, Vss = VDD = 0 V)

Parameter	Symbol	Condition	MIN.	TUP.	MAX.	Unit
Input capacitance	Cı	f = 1 MHz; 0 V except measured pins			10	рF
Output capacitance	Со				20	pF
I/O capacitance	Сю				20	pF



(2) µPD78P324(A) Electrical Specifications (3/9)

Oscillator Characteristics (TA = -40 to +85 $^{\circ}$ C, V_{DD} = +5 V \pm 10 %, Vss = 0 V)

Oscillator	Recommended Circuit	Parameter	MIN.	MAX.	Unit
Ceramic oscillator or crystal oscillator	X2 X1 Vss ——————————————————————————————————	Oscillation frequency (fxx)	8	16	MHz
External clock	X1 X2 HCMOS inverter or X1 X2	X1 input frequency (fx)	8	16	MHz
	No connection required HCMOS	X1 input rise time, fall time (txr, txr)	0	20	ns
	A inverter	X1 input high-/low-level width (twxн, twxL)	25	80	ns

Caution When using the system clock oscillation circuit, wire the part encircled in the dotted line in the following manner to avoid the influence of the wiring capacity, etc.

- · Make the wiring as short as possible.
- Avoid intersecting other signal conductors. Avoid approaching lines in which very high fluctuating currents run.
- Make sure that the grounding point of the oscillation circuit capacitor always has the same electrical potential as Vss. Avoid grounding with a grand pattern in which very high currents run.
- · Do not fetch signals from the oscillation circuit.



(2) μ PD78P324(A) Electrical Specifications (4/9)

DC Characteristics (TA = -40 to +85 °C, VDD = +5 V ± 10 %, Vss = 0 V)

Parameter	Symbol	C	ondition	MIN.	TYP.	MAX.	Unit
Low-level input voltage	VIL			0		0.8	V
	V _{IH1}	Note 1		2.2			
High-level input voltage	V _{IH2}	Note 2		0.8 V _{DD}			V
Low-level output voltage	VoL	Іоь	= 2.0mA			0.45	V
High-level output voltage	Vон	Іон = -400 <i>µ</i> A		V _{DD} -1.0			V
Input leakage current	lu	Note 3	$0 \text{ V} \leq V_{\text{I}} \leq V_{\text{DD}}$			±10	μΑ
Analog pin input leakage current	ILIAN	Note 4	0 V ≤ VIAN ≤ AVREF			±1	μΑ
Output leakage current	Іго	$0 \text{ V} \leq V_0 \leq V_{DD}$				±10	μΑ
	I _{DD1}	Operation mode			70	95	mA
V _{DD} supply current	I _{DD2}	HALT mode			35	55	mA
Data retention voltage	V _{DDDR}	STOP mode		2.5			V
Data retention current		CTODI-	V _{DDDR} = 2.5 V		2	10	μΑ
	Idddr	STOP mode	VDDDR=5.0 V±10%		10	50	μΑ

Notes 1. Pins other than pins in Note 2.

- **2.** RESET, X1, X2, P20/NMI, P21/INTP0, P22/INTP1, P23/INTP2, P24/INTP3, P25/INTP4, P26/INTP5, P27/INTP6/TI, P32/SO/SB0, P33/SI/SB1, P34/SCK pins.
- 3. Pins except P20/NMI, EA/VPP, X1, X2
- 4. When not sampling the analog input



(2) μ PD78P324(A) Electrical Specifications (5/9)

AC Characteristics (TA = -40 to +85 $^{\circ}$ C, VDD = +5 V $\pm 10\%$, Vss = 0 V, CL = 100pF)

Non-serial Read/Write Operation (when connecting general-purpose memory)

Parameter	Symbol	Condition	MIN.	MAX.	Unit
System clock cycle time	tсүк		125	250	ns
Address setup time (vs. ASTB ↓)	t sast		32		ns
Address hold time (vs. ASTB ↓)	t HSTA		32		ns
$Address \to \overline{RD} \downarrow delay time$	t dar		85		ns
$\overline{\text{RD}} \downarrow \rightarrow \text{address float time}$	tfra			10	ns
Address → data input time	t DAID			222	ns
$\overline{\text{RD}}\downarrow \to \text{data input time}$	t DRID			112	ns
$ASTB \downarrow \to \overline{RD} \downarrow delay\ time$	tostr		42		ns
Data hold time (vs. RD ↑)	thrid		0		ns
$\overline{\text{RD}} \uparrow \rightarrow \text{address active time}$	t DRA		50		ns
RD low-level width	twrL		147		ns
ASTB high-level width	twsтн		37		ns
$Address \to \overline{WR} \downarrow delay \ time$	tdaw		85		ns
$ASTB \downarrow \to data \ output \ time$	tostod			102	ns
$\overline{WR} \downarrow o data \; output \; time$	towod			40	ns
$ASTB \downarrow \to \overline{WR} \downarrow delay time$	tostw		42		ns
Data setup time (vs. WR ↑)	tsodw		147		ns
Data hold time (vs. WR ↑)	thwod		32		ns
$\overline{WR} \uparrow \to ASTB \uparrow delay time$	towst		42		ns
WR low-level width	twwL		147		ns



(2) μ PD78P324(A) Electrical Specifications (6/9)

tcvк-dependent Bus Timing Definition

Symbol	Calculation formula	MIN./MAX.	Unit
t sast	0.5T-30	MIN.	ns
t hsta	0.5T-30	MIN.	ns
tdar	T-40	MIN.	ns
t DAID	(2.5+n) T-90	MAX.	ns
torio	(1.5+n) T-75	MAX.	ns
t dstr	0.5T-20	MIN.	ns
tdra	0.5T-12	MIN.	ns
twrl	(1.5+n) T-40	MIN.	ns
twsтн	0.5T-25	MIN.	ns
tdaw	T-40	MIN.	ns
tostod	0.5T+40	MAX.	ns
t dstw	0.5T-20	MIN.	ns
tsodw	1.5T-40	MIN.	ns
thwod	0.5T-30	MIN.	ns
towst	0.5T-20	MIN.	ns
twwL	(1.5+n) T-40	MIN.	ns

- **Remarks** 1. T = tcyk = 1/fck (fck refers to the internal system clock frequency)
 - 2. n refers to the count of weight cycles defined by the user software.
 - 3. Among the parameters for bus timing, only those listed in this table are dependent on tcyk.



(2) μ PD78P324(A) Electrical Specifications (7/9)

Serial Operation (TA = -40 to +85 $^{\circ}$ C, V_{DD} = +5 V ± 10 %, Vss = 0 V)

Parameter	Symbol	Con	dition	MIN.	MAX.	Unit
Carial alash avalatinas	tovov	SCK output	Internal divide-by-eight	1		μs
Serial clock cycle time	tcysk	SCK input	External clock	1		μs
0		SCK output	Internal divide-by-eight	420		ns
Serial clock low-level width	twskl	SCK input	External clock	420		ns
0		SCK output	Internal divide-by-eight	420		ns
Serial clock high-level width	twskh	SCK input	External clock	420		ns
SI setup time (vs. SCK ↑)	tsrxsk			80		ns
SI hold time (vs. SCK ↑)	thskrx			80		ns
$\overline{\operatorname{SCK}}\downarrow o \operatorname{SO}$ delay time	tdsktx	$R = 1 \text{ k}\Omega$, $C = 100 \text{pF}$			210	ns

tcүк-dependent Serial Operation

Symbol	Conc	lition	Calculation Formula	MIN./MAX.	Unit
	SCK output Interna		8T	MIN.	ns
tcysk SCK input	External clock	8T	MIN.	ns	
	SCK output	Internal divide-by-eight	4T–80	MIN.	ns
twskl	SCK input	External clock	4T–80	MIN.	ns
	SCK output	Internal divide-by-eight	4T–80	MIN.	ns
twsкн	SCK input	External clock	4T–80	MIN.	ns

- **Remarks** 1. T = tcyk = 1/fck (fck refers to the internal system clock frequency)
 - 2. Among the parameters for serial operation, only those listed in this table are dependent on tcyk.



(2) μ PD78P324(A) Electrical Specifications (8/9)

Other Operations (Ta = -40 to +85 °C, VdD = +5 V ± 10 %, VdD = 0 V)

Parameter	Symbol	Condition	MIN.	MAX.	Unit
NMI high-/low-level width	twnih, twnil	Analog noises removed	4		μs
INTP0 high-/low-level width	twioн, twioL		1		μs
INTP1 high-/low-level width	twi1H, twi1L		1		μs
INTP2 high-/low-level width	twizh, twizl		1		μs
INTP3 high-/low-level width	twish, twish		1		μs
INTP4 high-/low-level width	twi4H, twi4L		1		μs
INTP5 high-/low-level width	twish, twish		1		μs
INTP6 high-/low-level width	twich, twick		1		μs
RESET high-/low-level width	twrsh, twrsl	Analog noises removed	3.5		μs
TI high-/low-level width	twтiн, twтiL		1		μs
VDD rise/fall time	trvd, trvd		200		μs

Other tcyk-dependent Operations

Symbol	Calculation formula	MIN./MAX.	Unit
twюн	8T	MIN.	ns
twiol	8T	MIN.	ns
twiiн	8T	MIN.	ns
twi1L	8T	MIN.	ns
twi2H	8T	MIN.	ns
twi2L	8T	MIN.	ns
twiзн	8T	MIN.	ns
twiзL	8T	MIN.	ns
tw14H	8T	MIN.	ns
tw14L	8T	MIN.	ns
twisн	8T	MIN.	ns
twisi	8T	MIN.	ns
twisн	8T	MIN.	ns
†wi6L	8T	MIN.	ns
twтıн	8T	MIN.	ns
twtil	8T	MIN.	ns

Remarks 1. T = tcyk = 1/fck (fck refers to the internal system clock frequency)

2. Only the parameters listed in this table depend on tcyk.



(2) μ PD78P324(A) Electrical Specifications (9/9)

AC Timing Test Point




A/D Converter Characteristics (T_A = −40 to +85 °C, V_{DD} = +5 V ±10 %, V_{SS} = AV_{SS} = 0 V, V_{DD} −0.5 V ≤ AV_{DD} ≤ V_{DD})

Parameter	Symbol	Co	ndition	MIN.	TYP.	MAX.	Unit
Resolution				10			bit
T . I Note 1		4.5 V ≤ A	AVREF ≤ AVDD			±0.4	%FSR
Total error ^{Note 1}		3.5 V ≤ A	AVREF ≤ AVDD			±0.7	%FSR
Quantization error						±1/2	LSB
Conversion time	tconv			144			tсүк
Sampling time	t SAMP			24			tсүк
Zero-scale error ^{Note 1}		4.5 V ≤ A	AVREF ≤ AVDD		±1.5	±2.5	LSB
Zero-scale error		3.4 V ≤ A	AVREF ≤ AVDD		±1.5	±4.5	LSB
Full-scale error ^{Note 1}		$4.5~\text{V} \leq \text{AV}_{\text{REF}} \leq \text{AV}_{\text{DD}}$			±1.5	±2.5	LSB
		$3.4~V \leq AV_{REF} \leq AV_{DD}$			±1.5	±4.5	LSB
N		$4.5~V \leq AV_{REF} \leq AV_{DD}$			±1.5	±2.5	LSB
Non-linear error ^{Note 1}		3.4 V ≤ AVREF ≤ AVDD			±1.5	±4.5	LSB
Analog input voltageNote 2	VIAN			0		AV _{DD}	V
A 1	D	When not sampled			10		MΩ
Analog input impedance	RAN	When sampled			Note 3		
Reference voltage	AVREF			3.4		AV _{DD}	V
AVREF current	Alref				1.0	3.0	mA
AV _{DD} supply current	Aldd	Operation mode			2.0	6.0	mA
A/D		CTOD :	AVDDDR = 2.5 V		2	15	μΑ
A/D converter data retention current	Aldddr	STOP mode	AVDDDR=5 V±10%		10	50	μΑ

Notes 1. Quantization error excluded.

- 2. When $V_{IAN} = 0$ V, the conversion result becomes 000H. When 0 V < V_{IAN} < AVREF, the conversion is performed at a resolution of 10 bits. When AVREF \leq $V_{IAN} \leq$ AVDD, the conversion result is 3FFH.
- 3. The analog input impedance in sampling is the same as the equivalent circuit shown in the diagram below. (The values in the diagram are TYP. values; therefore, they are not assured.)





(3) μ PD78P324(A1) Electrical Specifications (1/9)

Absolute Maximum Ratings (TA = 25 °C)

Parameter	Symbol	C	Condition	Rating	Unit
	V _{DD}			-0.5 to +7.0	V
0 1 1	AV _{DD}			-0.5 to V _{DD} +0.5	V
Supply voltage	V _{PP}			-0.5 to +13.5	V
	AVss			-0.5 to +0.5	V
Input voltage	Vı	N	lotes 1, 2	-0.5 to V _{DD} +0.5	V
Output voltage	Vo			-0.5 to V _{DD} +0.5	V
Low-level output current		All output pins		4.0	mA
	Іоь	Total of all output pins		90	mA
		All output	pins	-1.0	mA
High-level output current	Іон	Total of all output pins		-20	mA
A 1	.,	N · OO	AVDD > VDD	-0.5 to V _{DD} +0.5	.,
Analog input voltage	VIAN	Notes 2, 3	$V_{DD} \ge AV_{DD}$	-0.5 to AV _{DD} +0.5	V
A/D	A) /		AVDD > VDD	-0.5 to V _{DD} +0.5	.,
A/D converter reference input voltage	AVREF		$V_{DD} \ge AV_{DD}$	-0.5 to AV _{DD} +0.5	V
Operating ambient temperature	TA		<u> </u>	-40 to +110	°C
Storage temperature	T _{stg}			-65 to +150	°C

Notes 1. Except P70/AN0-P77/AN7.

- 2. The overvoltage condition of the allowable pin injection current characteristics in overvoltage application is excluded.
- 3. P70/AN0-P77/AN7 pins.

Caution

If the absolute maximum rating of any one of the parameters is exceeded even momentarily, the quality of the product may be degraded. In other words, the product may be physically damaged if any of the absolute maximum ratings is exceeded. Be sure to use the product without exceeding these ratings.



(3) μ PD78P324(A1) Electrical Specifications (2/9)

Permissible Pin Injection Current Characteristics in Overvoltage Application (TA = -40 to +110 °C, VDD = +5 V \pm 10%, Vss = 0 V)

Parameter	Symbol		Condition		MIN.	TYP.	MAX.	Unit
			Input ports other	Peak value			10	mA
D :::	I _I ЈН1		than ANn (n = 0-7)	Mean value			0.5	mA
Positive injection		1 pin	AN (0.7)	Peak value			3	mA
Current (VIN > VDD)	Іілн2		ANn (n = 0-7)	Mean value			1	mA
		T-4-1	-f -ll i	Peak value			100	mA
	Ілн	Total	Total of all input pins Mean value				5	mA
			Input ports other	Peak value			-4	mA
	IIJL1		than ANn (n = 0-7)	Mean value			-0.4	mA
Negative injection		1 pin	AN (0.7)	Peak value			-4	mA
current (V _{IN} < V _{SS})	current		ANn (n = 0-7)	Mean value			-0.3	mA
				Peak value			-40	mA
liju	rotar	of all input pins	Mean value			-3	mA	

- Cautions 1. When the injection current has run into the analog input pin (ANn: n = 0-7), the A/D conversion result of the analog input contiguous to the current injection pin has the value of the standard in which the injection current is not running plus $\pm 2LSB$.
 - 2. The mean value (absolute value) of the pin injected current is as follows:

Mean value =
$$((1/T) \int_0^T |i(t)|^{3/2} dt)^{2/3}$$

In this, i(t) refers to the pin injected current. The maximum value of li(t)I is the peak value.

Recommended Operating Range

Oscillation Frequency	Та	V _{DD}
$8MHz \le fxx \le 12.5 MHz$	−40 to +110 °C	+5.0 V ±10 %

Capacitance (TA = 25 °C, Vss = VDD = 0 V)

Parameter	Symbol	Condition	MIN.	TUP.	MAX.	Unit
Input capacitance	Cı				10	pF
Output capacitance	Со	f = 1 MHz; 0 V except measured pins			20	pF
I/O cpapacitance	Сю				20	pF



(3) μ PD78P324(A1) Electrical Specifications (3/9)

Oscillator Characteristics (TA = -40 to +110 °C, VDD = +5 V \pm 10 %, Vss = 0 V)

Oscillator	Recommended Circuit	Parameter	MIN.	MAX.	Unit
Ceramic oscillator or crystal oscillator	X2 X1 Vss ——————————————————————————————————	Oscillation frequency (fxx)	8	12.5	MHz
External clock	X1 X2 HCMOS inverter or X1 X2	X1 input frequency (fx)	8	12.5	MHz
	No connection required PHCMOS	X1 input rise time, fall time (txr, txr)	0	20	ns
	inverter	X1 input high-/low-level width (twxн, twxL)	46	100	ns

Caution When using the system clock oscillation circuit, wire the part encircled in the dotted line in the following manner to avoid the influence of the wiring capacity, etc.

- · Make the wiring as short as possible.
- Avoid intersecting other signal conductors. Avoid approaching lines in which very high fluctuating currents run.
- Make sure that the grounding point of the oscillation circuit capacitor always has the same electrical potential as Vss. Avoid grounding with a grand pattern in which very high currents run.
- · Do not fetch signals from the oscillation circuit.



(3) μ PD78P324(A1) Electrical Specifications (4/9)

DC Characteristics (TA = -40 to +110 °C, VDD = +5 V \pm 10 %, Vss = 0 V)

Parameter	Symbol	С	Condition	MIN.	TYP.	MAX.	Unit
Low-level input voltage	VIL			0		0.8	V
	V _{IH1}		Note 1	2.2			
High-level input voltage	V _{IH2}	Note 2		0.8 V _{DD}			V
Low-level output voltage	Vol	loi	L = 2.0mA			0.45	V
High-level output voltage	Vон	Іон = -400 <i>µ</i> А		V _{DD} -1.0			V
Input leakage current	lu	Note 3	$0 \text{ V} \leq V_I \leq V_{DD}$			±10	μΑ
Analog pin input leakage current	ILIAN	Note 4	0 V ≤ VIAN ≤ AVREF			±2	μΑ
Output leakage current	ILO	0 V	' ≤ Vo ≤ V _{DD}			±10	μΑ
	I _{DD1}	Operation	on mode		65	87	mA
VDD supply current	I _{DD2}	HALT mode			25	48	mA
Data retention voltage	V _{DDDR}	STOP mode		2.5			V
Data retention current		OTOD I	V _{DDDR} = 2.5 V		2	100	μΑ
	Idddr	STOP mode	VDDDR=5.0 V±10%		10	1000	μΑ

Notes 1. Pins other than pins in Note 2.

- **2.** RESET, X1, X2, P20/NMI, P21/INTP0, P22/INTP1, P23/INTP2, P24/INTP3, P25/INTP4, P26/INTP5, P27/INTP6/TI, P32/SO/SB0, P33/SI/SB1, P34/SCK pins.
- 3. Pins except P20/NMI, EA/VPP, X1, X2
- 4. When not sampling the analog input



(3) μ PD78P324(A1) Electrical Specifications (5/9)

AC Characteristics (TA = -40 to +110 °C, VDD = +5 V $\pm 10\%$, Vss = 0 V, CL = 100pF)

Non-serial Read/Write Operation (when connecting general-purpose memory)

Parameter	Symbol	Condition	MIN.	MAX.	Unit
System clock cycle time	tсүк		160	250	ns
Address setup time (vs. ASTB ↓)	t sast		40		ns
Address hold time (vs. ASTB ↓)	t HSTA		50		ns
$\overline{Address} \to \overline{RD} \downarrow delay time$	t dar		120		ns
$\overline{RD} \downarrow \to address$ float time	tfra			10	ns
Address → data input time	t DAID			310	ns
$\overline{RD} \downarrow \to data$ input time	t DRID			165	ns
$ASTB \downarrow \to \overline{RD} \downarrow delay\ time$	t DSTR		60		ns
Data hold time (vs. RD ↑)	thrid		0		ns
$\overline{RD} \uparrow \to address \ active \ time$	t dra		68		ns
RD low-level width	twrl		191		ns
ASTB high-level width	t wsth		55		ns
$Address \to \overline{WR} \downarrow delay time$	tdaw		120		ns
$ASTB \downarrow \to data \ output \ time$	tostod			120	ns
$\overline{ m WR}\downarrow ightarrow$ data output time	towod			40	ns
$ ASTB \downarrow \rightarrow \overline{WR} \downarrow \text{ delay time} $	tostw		60		ns
Data setup time (vs. WR ↑)	tsodw		191		ns
Data hold time (vs. WR ↑)	thwod		50		ns
$\overline{ m WR} \uparrow ightarrow m ASTB \uparrow delay time$	towst		60		ns
WR low-level width	twwL		195		ns



(3) μ PD78P324(A1) Electrical Specifications (6/9)

tcvк-dependent Bus Timing Definition

Symbol	Calculation formula	MIN./MAX.	Unit
t sast	0.5T-40	MIN.	ns
thsta	0.5T-30	MIN.	ns
t dar	T-40	MIN.	ns
t DAID	(2.5+n) T-90	MAX.	ns
t drid	(1.5+n) T–75	MAX.	ns
t dstr	0.5T-20	MIN.	ns
t dra	0.5T-12	MIN.	ns
t wrl	(1.5+n) T-49	MIN.	ns
twsтн	0.5T-25	MIN.	ns
tdaw	T-40	MIN.	ns
t DSTOD	0.5T+40	MAX.	ns
tostw	0.5T-20	MIN.	ns
tsopw	1.5T-49	MIN.	ns
thwod	0.5T-30	MIN.	ns
towsт	0.5T-20	MIN.	ns
twwL	(1.5+n) T–45	MIN.	ns

- **Remarks** 1. T = tcyk = 1/fck (fck refers to the internal system clock frequency)
 - 2. n refers to the count of weight cycles defined by the user software.
 - 3. Among the parameters for bus timing, only those listed in this table are dependent on tcyk.



(3) μ PD78P324(A1) Electrical Specifications (7/9)

Serial Operation (TA = -40 to +110 °C, VDD = +5 V \pm 10 %, Vss = 0 V)

Parameter	Symbol	Con	dition	MIN.	MAX.	Unit
Carial alash avalatinas	tovov	SCK output	Internal divide-by-eight	1280		μs
Serial clock cycle time	tcysk	SCK input	External clock	1280		μs
Serial clock low-level width		SCK output	Internal divide-by-eight	560		ns
Serial clock low-level width	twskl	SCK input	External clock	560		ns
	_	SCK output	Internal divide-by-eight	560		ns
Serial clock high-level width	twskh	SCK input	External clock	560		ns
SI setup time (vs. SCK ↑)	tsrxsk			80		ns
SI hold time (vs. SCK ↑)	thskrx			80		ns
$\overline{\operatorname{SCK}}\downarrow o \operatorname{SO}$ delay time	tosktx	$R = 1 \text{ k}\Omega$, $C = 100 \text{pF}$			210	ns

tcүк-dependent Serial Operation

Symbol	Conc	lition	Calculation Formula	MIN./MAX.	Unit
SCK output		Internal divide-by-eight	8T	MIN.	ns
tcysk	SCK input	External clock	8T	MIN.	ns
	SCK output	Internal divide-by-eight	4T–80	MIN.	ns
twskl	SCK input	External clock	4T–80	MIN.	ns
	SCK output	Internal divide-by-eight	4T–80	MIN.	ns
twsкн	SCK input	External clock	4T–80	MIN. MIN. MIN. MIN. MIN. MIN. MIN. MIN. MIN.	ns

- **Remarks** 1. T = tcyk = 1/fck (fck refers to the internal system clock frequency)
 - 2. Among the parameters for serial operation, only those listed in this table are dependent on tcyk.



(3) μ PD78P324(A1) Electrical Specifications (8/9)

Other Operations (Ta = -40 to +110 °C, VdD = +5 V \pm 10 %, VdD = 0 V)

Parameter	Symbol	Condition	MIN.	MAX.	Unit
NMI high-/low-level width	twnih, twnil	Analog noises removed	4		μs
INTP0 high-/low-level width	twioh, twiol		1280		ns
INTP1 high-/low-level width	twi1н, twi1L		1280		ns
INTP2 high-/low-level width	twi2H, twi2L		1280		ns
INTP3 high-/low-level width	twiзн, twiзL		1280		ns
INTP4 high-/low-level width	twi4H, twi4L		1280		ns
INTP5 high-/low-level width	twish, twisl		1280		ns
INTP6 high-/low-level width	twish, twisL		1280		ns
RESET high-/low-level width	twrsh, twrsl	Analog noises removed	3.5		μs
TI high-/low-level width	twtih, twtil		1280		ns
VDD rise/fall time	trvd, trvd		200		μs

Other tcyk-dependent Operations


Symbol	Calculation formula	MIN./MAX.	Unit
twioн	8T	MIN.	ns
twioL	8T	MIN.	ns
twi1н	8T	MIN.	ns
twi1L	8T	MIN.	ns
twizh	8T	MIN.	ns
twizL	8T	MIN.	ns
twiзн	8T	MIN.	ns
twist	8T	MIN.	ns
twi4H	8T	MIN.	ns
twi4L	8T	MIN.	ns
twisн	8T	MIN.	ns
twist	8T	MIN.	ns
twi6н	8T	MIN.	ns
twicl	8T	MIN.	ns
twтıн	8T	MIN.	ns
twTIL	8T	MIN.	ns

- **Remarks** 1. T = tcyk = 1/fck (fck refers to the internal system clock frequency)
 - 2. Only the parameters listed in this table depend on tcyk.



(3) μ PD78P324(A1) Electrical Specifications (9/9)

AC Timing Test Point




A/D Converter Characteristics (T_A = −40 to +110 °C, V_{DD} = +5 V ±10 %, V_{SS} = AV_{SS} = 0 V, V_{DD} −0.5 V ≤ AV_{DD} ≤ V_{DD})

Parameter	Symbol	Co	ndition	MIN.	TYP.	MAX.	Unit
Resolution				10			bit
T . I Ness 1		4.5 V ≤ A	AVREF ≤ AVDD			±0.4	%FSR
uantization error onversion time ampling time ero-scale error ^{Note 1} ull-scale error ^{Note 1}		3.5 V ≤ A	AVREF ≤ AVDD			±0.7	%FSR
Quantization error						±1/2	LSB
Conversion time	tconv			144			t cyk
Sampling time	t samp			24			t cyk
7 I Note 1		4.5 V ≤ A	AVREF ≤ AVDD		±1.5	±2.5	LSB
Zero-scale error vote		3.4 V ≤ A	AVREF ≤ AVDD		±1.5	±4.5	LSB
E II Noted		4.5 V ≤ A	AVREF ≤ AVDD		±1.5	±2.5	LSB
Full-scale error		3.4 V ≤ A	AVREF ≤ AVDD		±1.5	±4.5	LSB
No. 11 No. 1		4.5 V ≤ A	AVREF ≤ AVDD		±1.5	±2.5	LSB
Non-linear error		3.4 V ≤ A	AVREF ≤ AVDD		±1.5	±4.5	LSB
Analog input voltageNote 2	VIAN			0		AV _{DD}	V
A 1	-	When not	sampled		10		MΩ
Analog input impedance	RAN	When sampled			Note 3		
Reference voltage	AVREF			3.4		AV _{DD}	V
AV _{REF} current	AIREF				1.0	3.0	mA
AV _{DD} supply current	Aldd	Operation	mode		2.0	6.0	mA
A/D		CTOD :	AVDDDR = 2.5 V		2	100	μΑ
A/D converter data retention current	Aldddr	STOP mode	AVDDDR=5 V±10%		10	1000	μΑ

Notes 1. Quantization error excluded.

- 2. When $V_{IAN} = 0$ V, the conversion result becomes 000H. When 0 V < V_{IAN} < AVREF, the conversion is performed at a resolution of 10 bits. When $AV_{REF} \le V_{IAN} \le AV_{DD}$, the conversion result is 3FFH.
- 3. The analog input impedance in sampling is the same as the equivalent circuit shown in the diagram below. (The values in the diagram are TYP. values; therefore, they are not assured.)





(4) μ PD78P324(A2) Electrical Specifications (1/9)

Absolute Maximum Ratings (T_A = 25 °C)

Parameter	Symbol	C	Condition	Rating	Unit
	V _{DD}			-0.5 to +7.0	V
0 1 1	AV _{DD}			-0.5 to V _{DD} +0.5	V
Supply voltage	V _{PP}			-0.5 to +13.5	V
	AVss			-0.5 to +0.5	V
Input voltage	Vı	N	lotes 1, 2	-0.5 to V _{DD} +0.5	V
Output voltage	Vo			-0.5 to V _{DD} +0.5	V
Low-level output current		All output pins		4.0	mA
	Іоь	Total of a	I output pins	90	mA
		All output pins		-1.0	mA
High-level output current	Іон	Total of all output pins		-20	mA
A 1 1 1 1 1	.,	N	AVDD > VDD	-0.5 to V _{DD} +0.5	.,
Analog input voltage	VIAN	Notes 2, 3	$V_{DD} \ge AV_{DD}$	-0.5 to AV _{DD} +0.5	V
			AVDD > VDD	-0.5 to V _{DD} +0.5	.,
A/D converter reference input voltage	AVREF		$V_{DD} \ge AV_{DD}$	-0.5 to AV _{DD} +0.5	V
Operating ambient temperature	TA		1	-40 to +125	°C
Storage temperature	T _{stg}			-65 to +150	°C

Notes 1. Except P70/AN0-P77/AN7.

- 2. The overvoltage condition of the allowable pin injection current characteristics in overvoltage application is excluded.
- 3. P70/AN0-P77/AN7 pins.

Caution

If the absolute maximum rating of any one of the parameters is exceeded even momentarily, the quality of the product may be degraded. In other words, the product may be physically damaged if any of the absolute maximum ratings is exceeded. Be sure to use the product without exceeding these ratings.



(4) μ PD78P324(A2) Electrical Specifications (2/9)

Permissible Pin Injection Current Characteristics in Overvoltage Application (TA = -40 to +125 °C, VDD = +5 V $\pm 10\%$, Vss = 0 V)

Parameter	Symbol		Condition		MIN.	TYP.	MAX.	Unit
			Input ports other	Peak value			10	mA
D ::-	IIJH1		than ANn (n = 0-7)	Mean value			0.5	mA
injection	1 pin	AN (0.7)	Peak value			3	mA	
(VIN > VDD)	IIJH2		ANN (N = U-7)	Mean value			1	mA
	Iин Total of all input pins	-f -ll i	Peak value			100	mA	
Ілн То	Total	Mean value				5	mA	
			Input ports other	Peak value			-4	mA
	IIJH1 In than \dot{A} Nn (n = 1 pin ANn (n = 0-7) IIJH2 IIJH2 IIJH2 IIJH2 IIJH3 IIJH4 IIJH4	than ANn (n = 0-7)	Mean value			-0.4	mA	
Negative injection		I pin	AN (0.7)	Peak value			-4	mA
current (V _{IN} < V _{SS})	IIJL2		ANN (N = U-7)	Mean value			-0.3	mA
Positive injection current ($V_{IN} > V_{DD}$) I_{IJH2} I_{IJH2} I_{IJH2} I_{IJH3} I_{IJL1} I_{IJL1} I_{IJL1} I_{IJL1} I_{IJL1} I_{IJL2} I_{IJL2} I_{IJL2} I_{IJL2} I_{IJL2} I_{IJL3} I_{IJL4} I_{IJL4} I_{IJL4} I_{IJL4} I_{IJL5} I_{IJL4} I_{IJL4} I_{IJL5} I_{IJL5} I_{IJL6} I_{IJL7} I_{IJL7} I_{IJL8} I_{IJL9} I_{IJ		Peak value			-40	mA		
	Mean value			-3	mA			

Cautions. 1. When the injection current has run into the analog input pin (ANn: n = 0-7), the A/D conversion result of the analog input contiguous to the current injection pin has the value of the standard in which the injection current is not running plus $\pm 2LSB$.

2. The mean value (absolute value) of the pin injected current is as follows:

Mean value =
$$((1/T) \int_0^T |i(t)|^{3/2} dt)^{2/3}$$

In this, i(t) refers to the pin injected current. The maximum value of li(t)I is the peak value.

Recommended Operating Range

Oscillation Frequency	Та	V _{DD}
$8MHz \le fxx \le 12.5 MHz$	−40 to +125 °C	+5.0 V ±10 %

Capacitance (TA = 25 °C, Vss = VDD = 0 V)

Parameter	Symbol	Condition	MIN.	TUP.	MAX.	Unit
Input capacitance	Cı	f = 1 MHz; 0 V except measured pins			10	рF
Output capacitance	Со				20	pF
I/O capacitance	Сю				20	pF



(4) μ PD78P324(A2) Electrical Specifications (3/9)

Oscillator Characteristics (TA = 40 to +125 °C, VDD = +5 V \pm 10 %, Vss = 0 V)

Oscillator	Recommended Circuit	Parameter	MIN.	MAX.	Unit
Ceramic oscillator or crystal oscillator	X2 X1 Vss ——————————————————————————————————	Oscillation frequency (fxx)	8	12.5	MHz
External clock	X1 X2 HCMOS inverter or X1 X2	X1 input frequency (fx)	8	12.5	MHz
	No connection required	X1 input rise time, fall time (txr, txr)	0	20	ns
	HCMOS inverter	X1 input high-/low-level width (twxH, twxL)	46	100	ns

Caution When using the system clock oscillation circuit, wire the part encircled in the dotted line in the following manner to avoid the influence of the wiring capacity, etc.

- · Make the wiring as short as possible.
- Avoid intersecting other signal conductors. Avoid approaching lines in which very high fluctuating currents run.
- Make sure that the grounding point of the oscillation circuit capacitor always has the same electrical potential as Vss. Avoid grounding with a grand pattern in which very high currents run.
- · Do not fetch signals from the oscillation circuit.



(4) μ PD78P324(A2) Electrical Specifications (4/9)

DC Characteristics (TA = -40 to +125 °C, VDD = +5 V \pm 10 %, Vss = 0 V)

Parameter	Symbol	С	ondition	MIN.	TYP.	MAX.	Unit
Low-level input voltage	VIL			0		0.8	V
	V _{IH1}		Note 1	2.2			.,
High-level input voltage	V _{IH2}		Note 2	0.8 V _{DD}			V
Low-level output voltage	Vol	Іог	= 2.0mA			0.45	V
High-level output voltage	Vон	Iон = −400 <i>µ</i> А		V _{DD} -1.0			V
Input leakage current	Li	Note 3	$0 \text{ V} \leq V_I \leq V_{DD}$			±10	μΑ
Analog pin input leakage current	ILIAN	Note 4	0 V ≤ VIAN ≤ AVREF			±2	μΑ
Output leakage current	Іьо	0 V	$\leq V_0 \leq V_{DD}$			±10	μΑ
	I _{DD1}	Operation	on mode		65	87	mA
VDD supply current	I _{DD2}	HALT m	ode		25	48	mA
Data retention voltage	VDDDR	STOP mode		2.5			V
Data retention current		0700	VDDDR = 2.5 V		2	100	μΑ
	Idddr	STOP mode	VDDDR=5.0 V±10%		10	1000	μΑ

Notes 1. Pins other than pins in Note 2.

- **2.** RESET, X1, X2, P20/NMI, P21/INTP0, P22/INTP1, P23/INTP2, P24/INTP3, P25/INTP4, P26/INTP5, P27/INTP6/TI, P32/SO/SB0, P33/SI/SB1, P34/SCK pins.
- 3. Pins except P20/NMI, EA/VPP, X1, X2
- 4. When not sampling the analog input



(4) μ PD78P324(A2) Electrical Specifications (5/9)

AC Characteristics (TA = -40 to +125 °C, VDD = +5 V $\pm 10\%$, Vss = 0 V, CL = 100pF)

Non-serial Read/Write Operation (when connecting general-purpose memory)

Parameter	Symbol	Condition	MIN.	MAX.	Unit
System clock cycle time	tсүк		160	250	ns
Address setup time (vs. ASTB \downarrow)	tsast		40		ns
Address hold time (vs. ASTB \downarrow)	thsta		50		ns
$Address \to \overline{RD} \downarrow delay time$	tdar		120		ns
$\overline{\text{RD}}\downarrow \to \text{address float time}$	tfra			10	ns
Address → data input time	t DAID			310	ns
$\overline{\text{RD}}\downarrow o$ data input time	t DRID			165	ns
$ASTB \downarrow \to \overline{RD} \downarrow delay\ time$	t DSTR		60		ns
Data hold time (vs. RD ↑)	thrid		0		ns
$\overline{\text{RD}} \uparrow \rightarrow \text{address active time}$	t dra		68		ns
RD low-level width	twrL		191		ns
ASTB high-level width	twsтн		55		ns
$Address \to \overline{WR} \downarrow delay \; time$	tdaw		120		ns
$ASTB \downarrow \to data \ output \ time$	t DSTOD			120	ns
$\overline{WR} \downarrow \to data$ output time	towod			40	ns
$ASTB \downarrow \to \overline{WR} \downarrow delay time$	t DSTW		60		ns
Data setup time (vs. WR ↑)	tsodw		191		ns
Data hold time (vs. $\overline{\text{WR}} \uparrow$)	thwod		50		ns
$\overline{WR} \uparrow \to ASTB \uparrow delay time$	towst		60		ns
WR low-level width	twwL		195		ns



(4) μ PD78P324(A2) Electrical Specifications (6/9)

tcvк-dependent Bus Timing Definition

Symbol	Calculation formula	MIN./MAX.	Unit
t sast	0.5T-40	MIN.	ns
t hsta	0.5T-30	MIN.	ns
tdar	T-40	MIN.	ns
t DAID	(2.5+n) T-90	MAX.	ns
torio	(1.5+n) T–75	MAX.	ns
tostr	0.5T-20	MIN.	ns
tdra	0.5T-12	MIN.	ns
twrl	(1.5+n) T-49	MIN.	ns
twsтн	0.5T-25	MIN.	ns
tdaw	T-40	MIN.	ns
tostod	0.5T+40	MAX.	ns
tostw	0.5T-20	MIN.	ns
tsodw	1.5T-49	MIN.	ns
thwod	0.5T-30	MIN.	ns
towst	0.5T-20	MIN.	ns
twwL	(1.5+n) T-45	MIN.	ns

- **Remarks** 1. T = tcyk = 1/fck (fck refers to the internal system clock frequency)
 - 2. n refers to the count of weight cycles defined by the user software.
 - 3. Among the parameters for bus timing, only those listed in this table are dependent on tcyk.



(4) μ PD78P324(A2) Electrical Specifications (7/9)

Serial Operation (TA = 40 to +125 $^{\circ}$ C, V_{DD} = +5 V ± 10 %, Vss = 0 V)

Parameter	Symbol	Condition		MIN.	MAX.	Unit
		SCK output	Internal divide-by-eight	1280		μs
Serial clock cycle time	tcysk	SCK input	External clock	1280		μs
		SCK output	Internal divide-by-eight	560		ns
Serial clock low-level width	twskl	SCK input	External clock	560		ns
	_	SCK output	Internal divide-by-eight	560		ns
Serial clock high-level width	twskh	SCK input	External clock	560		ns
SI setup time (vs. SCK ↑)	tsrxsk			80		ns
SI hold time (vs. SCK ↑)	thskrx			80		ns
$\overline{SCK} \downarrow \to SO$ delay time	tdsktx	$R = 1 \text{ k}\Omega$, $C = 100 \text{pF}$			210	ns

tcүк-dependent Serial Operation

Symbol	Conc	lition	Calculation Formula	MIN./MAX.	Unit
	SCK output	SCK output Internal divide-by-eight SCK input External clock		MIN.	ns
tcysk	SCK input			MIN.	ns
	SCK output	SCK output Internal divide-by-eight		MIN.	ns
twskl	SCK input	External clock	4T-80	MIN.	ns
twskh SCK output In		Internal divide-by-eight	4T-80	MIN.	ns
		External clock	4T-80	MIN.	ns

- **Remarks** 1. T = tcyk = 1/fck (fck refers to the internal system clock frequency)
 - 2. Among the parameters for serial operation, only those listed in this table are dependent on tcyk.



(4) μ PD78P324(A2) Electrical Specifications (8/9)

Other Operations (TA = -40 to +125 °C, VDD = +5 V \pm 10 %, VDD = 0 V)

Parameter	Symbol	Condition	MIN.	MAX.	Unit
NMI high-/low-level width	twnih, twnil	Analog noises removed	4		μs
INTP0 high-/low-level width	twioh, twiol		1280		ns
INTP1 high-/low-level width	twi1H, twi1L		1280		ns
INTP2 high-/low-level width	twi2H, twi2L		1280		ns
INTP3 high-/low-level width	twish, twisl		1280		ns
INTP4 high-/low-level width	twi4H, twi4L		1280		ns
INTP5 high-/low-level width	twish, twisl		1280		ns
INTP6 high-/low-level width	twich, twicl		1280		ns
RESET high-/low-level width	twrsh, twrsl	Analog noises removed	3.5		μs
TI high-/low-level width	twtih, twtil		1280		ns
VDD rise/fall time	trvd, tfvd		200		μs

Other tcyk-dependent Operations

Symbol	Calculation formula	MIN./MAX.	Unit
twюн	8T	MIN.	ns
twioL	8T	MIN.	ns
twiiн	8T	MIN.	ns
twiil	8T	MIN.	ns
twi2H	8T	MIN.	ns
twizL	8T	MIN.	ns
twiзн	8T	MIN.	ns
twist	8T	MIN.	ns
twi4H	8T	MIN.	ns
tw14L	8T	MIN.	ns
twisн	8T	MIN.	ns
twisi	8T	MIN.	ns
twi6н	8T	MIN.	ns
twicl	8T	MIN.	ns
twтıн	8T	MIN.	ns
twtil	8T	MIN.	ns

Remarks 1. T = tcyk = 1/fck (fck refers to the internal system clock frequency)

2. Only the parameters listed in this table depend on $tcy\kappa$.



(4) μ PD78P324(A2) Electrical Specifications (9/9)

AC Timing Test Point




A/D Converter Characteristics (TA = −40 to +125 °C, VDD = +5 V ±10 %, Vss = AVss = 0 V, VDD −0.5 V ≤ AVDD ≤ VDD)

Parameter	Symbol	Co	ndition	MIN.	TYP.	MAX.	Unit
Resolution				10			bit
T . I Note 1		4.5 V ≤ A	AVREF ≤ AVDD			±0.4	%FSR
Total error ^{Note 1}		3.5 V ≤ A	AV _{REF} ≤ AV _{DD}			±0.7	%FSR
Quantization error						±1/2	LSB
Conversion time	tconv			144			tсүк
Sampling time	t SAMP			24			tсүк
7 I Note 1		4.5 V ≤ A	AVREF ≤ AVDD		±1.5	±2.5	LSB
Zero-scale error ^{Note 1}		3.4 V ≤ A	AVREF ≤ AVDD		±1.5	±4.5	LSB
		$4.5~\text{V} \leq \text{AV}_{\text{REF}} \leq \text{AV}_{\text{DD}}$			±1.5	±2.5	LSB
Full-scale error ^{Note 1}		3.4 V ≤ AVREF ≤ AVDD			±1.5	±4.5	LSB
NI I' Note 1		4.5 V ≤ A	AVREF ≤ AVDD		±1.5	±2.5	LSB
Non-linear error ^{Note 1}		3.4 V ≤ A	AVREF ≤ AVDD		±1.5	±4.5	LSB
Analog input voltageNote 2	VIAN			0		AV _{DD}	V
A 1		When not	sampled		10		MΩ
Analog input impedance	RAN	When sampled			Note 3		
Reference voltage	AVREF			3.4		AV _{DD}	V
AV _{REF} current	Alref				1.0	3.0	mA
AVDD supply current	Aldd	Operation	ı mode		2.0	6.0	mA
A/D		OTOD :	AVDDDR = 2.5 V		2	100	μΑ
A/D converter data retention current	Alddr STOP mode		AVDDDR=5 V±10%		10	1000	μΑ


Notes 1. Quantization error excluded.

- 2. When $V_{IAN} = 0$ V, the conversion result becomes 000H. When 0 V < V_{IAN} < AVREF, the conversion is performed at a resolution of 10 bits. When $AV_{REF} \le V_{IAN} \le AV_{DD}$, the conversion result is 3FFH.
- **3.** The analog input impedance in sampling is the same as the equivalent circuit shown in the diagram below. (The values in the diagram are TYP. values; therefore, they are not assured.)






Non-serial Read Operation




Non-serial Write Operation






Serial Operation




Interrupt Input Timing




Remark n = 0-6




Reset Input Timing



TI Pin Input Timing



Data Retention Timing





DC Programming Characteristics (TA = 25 \pm 5 $^{\circ}$ C, Vss = 0 V)

Parameter	Symbol	Symbol ^{Note 1}	Condition	MIN.	TYP.	MAX.	Unit
High-level input voltage	ViH	ViH		2.4		VDDP+0.3	V
Low-level input voltage	VIL	VIL		-0.3		0.8	V
Input leakage current	Li	Li	$0 \leq V_{I} \leq V_{DDP}^{Note 2}$			±10	μΑ
High-level output voltage	Vон	Vон	Іон = -400 μΑ	2.4			V
Low-level output voltage	VoL	VoL	IoL = 2.0 μA			0.45	V
Input current	I _{A9}	_	A9(P20/NMI) pin, $0 \le V_0 \le V_{DDP}$			±10	μΑ
Output leakage current	ILO	_	$0 \le V_0 \le V_{DDP}, \overline{OE} = V_{IH}$			±10	μΑ
V			Program memory Write mode	6.25	65	6.75	V
VDDP supply voltage	V _{DDP}	Vcc	Program memory Read mode	4.5	5.0	5.5	V
V			Program memory Write mode	12.2	12.5	12.8	V
VPP supply voltage	V _{PP}	V _{PP}	Program memory Read mode		VPP = VDDF	,	V
			Program memory Write mode			30	mA
VDDP supply current	lod	IDD	Program memory Read mode			50	mA
			Program memory Write mode CE = PGM			50	mA
VPP supply current	I PP	Ірр	Program memory Read mode VPP = VDD		1	100	μΑ

Notes 1. Refers to the symbol of the corresponding μ PD27C1001A.

2. VDDP refers to the VDD pin in programming.



AC Programming Characteristics (T_A = 25±5 $^{\circ}$ C, V_{SS} = 0 V)

In PROM Write Mode

Parameter	Symbol ^{Note1}	Condition	MIN.	TYP.	MAX.	Unit
Address setup time	tas		2			μs
CE set time	tces		2			μs
Input data setup time	tos		2			μs
Address hold time	tan		2			μs
Input data hold time	tон		2			μs
Output data hold time	tor		0		130	ns
V _{PP} setup time	tvps		2			μs
V _{DDP} setup time	tvDS ^{Note 2}		2			μs
Initial program pulse width	tpw		0.095	0.1	0.105	ms
OE set time	toes		2			μs
$\overline{\text{OE}} \rightarrow \text{valid data delay time}$	toe				200	ns

Notes 1. Corresponds to the symbol of $\mu PD27C1001A$ (typs excluded).

2. The symbol of typs on μ PD27C1001A is typs.

In PROM Read Mode


Parameter	Symbol ^{Note1}	Condition	MIN.	TYP.	MAX.	Unit
Address → data output time	tacc	$\overline{CE} = \overline{OE} = V_{IL}$			2	μs
$\overline{\text{CE}}\downarrow o$ data output time	tce	OE = VIL			1	μs
$\overline{\text{OE}}\downarrow o$ data output time	toe	CE = VIL			1	μs
Data <u>ho</u> ld <u>time</u> (vs. OE ↑, CE ↑) ^{Note 2}	t DF	$\overline{CE} = V_{IL} \text{ or } \overline{OE} = V_{IL}$	0		130	ns
Data hold time (vs. address)	tон	$\overline{CE} = \overline{OE} = V_{IL}$	0			ns

Notes 1. Corresponds to the symbol of μ PD27C1001A.

2. top refers to the time when either \overline{OE} or \overline{CE} became ViH first.




PROM Write Mode Timing



Cautions 1. Ensure to apply VDDP before VPP, and disconnect it after VPP.

- 2. Ensure that VPP does not exceed +13.5 V even when the overshoot is included.
- 3. Taking out or putting in while +12.5 V is applied to VPP may cause adverse effects on the reliability.

PROM Read Mode Timing




Notes 1. To read within the range of tacc, please make sure that the delay time from $\overline{\text{CE}}$'s falling edge of the $\overline{\text{OE}}$ input is up to tacc-toe.

2. tDF refers to the time when either \overline{OE} or \overline{CE} became VIH first.

8. PACKAGE DRAWINGS

74-Pin Plastic QFP(□20)




NOTE

Each lead centerline is located within 0.20 mm (0.008 inch) of its true position (T.P.) at maximum material condition.

Remark The package and material of the ES product are equivalent to those for mass production.

detail of lead end




ITEM	MILLIMETERS	INCHES
А	23.2±0.4	$0.913^{+0.017}_{-0.016}$
В	20.0±0.2	$0.787^{+0.009}_{-0.008}$
С	20.0±0.2	$0.787^{+0.009}_{-0.008}$
D	23.2±0.4	0.913+0.017
F ₁	2.0	0.079
F ₂	1.0	0.039
G1	2.0	0.079
G2	1.0	0.039
Н	0.40±0.10	$0.016^{+0.004}_{-0.005}$
1	0.20	0.008
J	1.0 (T.P.)	0.039 (T.P.)
K	1.6±0.2	0.063±0.008
L	0.8±0.2	$0.031^{+0.009}_{-0.008}$
М	$0.15^{+0.10}_{-0.05}$	$0.006^{+0.004}_{-0.003}$
N	0.10	0.004
Р	3.7	0.146
Q	0.1±0.1	0.004±0.004
R	5°±5°	5°±5°
S	4.0 MAX.	0.158 MAX.

S74GJ-100-5BJ-3



68 PIN PLASTIC QFJ (□950 mil)



NOTE

Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

Remark


The package and material of the ES product are equivalent to those for mass production.


P68L-50A1-2

ITEM	MILLIMETERS	INCHES
А	25.2±0.2	0.992±0.008
В	24.20	0.953
С	24.20	0.953
D	25.2±0.2	0.992±0.008
Е	1.94±0.15	0.076+0.007
F	0.6	0.024
G	4.4±0.2	0.173+0.009
Н	2.8±0.2	0.110+0.009
- 1	0.9 MIN.	0.035 MIN.
J	3.4	0.134
K	1.27 (T.P.)	0.050 (T.P.)
М	0.40±1.0	0.016+0.004
N	0.12	0.005
Р	23.12±0.20	0.910+0.009
Q	0.15	0.006
Т	R 0.8	R 0.031
U	$0.20^{+0.10}_{-0.05}$	0.008+0.004

X74KW-100A-1

74 PIN CERAMIC WQFN





NOTE


Each lead centerline is located within 0.10 mm (0.004 inch) of its true position (T.P.) at maximum material condition.

Remark The package and material of the ES product are equivalent to those for mass production.

ITEM	MILLIMETERS	INCHES
А	20.0±0.4	0.787 ^{+0.017} _{-0.016}
В	18.0	0.709
С	18.0	0.709
D	20.0±0.4	0.787+0.017
Е	1.94	0.076
F	2.14	0.084
G	4.0 MAX.	0.158 MAX.
Н	0.51±0.10	0.020±0.004
I	0.10	0.004
J	1.0 (T.P.)	0.039 (T.P.)
K	1.0±0.2	0.039+0.009
Q	C 0.3	C 0.012
R	2.0	0.079
S	2.0	0.079
Т	R 2.0	R 0.079
U	10.0	0.394
W	0.7±0.2	0.028+0.008
Υ	C 1.5	C 0.059



68 PIN CERAMIC WQFN



NOTE

Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

Remark

The package and material of the ES product are equivalent to those for mass production.

ITEM	MILLIMETERS	INCHES
Α	24.13±0.4	0.950±0.016
В	21.5	0.846
С	21.5	0.846
D	24.13±0.4	0.950±0.016
Е	1.65	0.065
F	2.03	0.080
G	3.50 MAX.	0.138 MAX.
Н	0.64±0.10	0.025 ^{+0.005} _{-0.004}
I	0.12	0.005
J	1.27 (T.P.)	0.05 (T.P.)
K	1.27±0.2	0.05±0.008
L	2.16±0.2	0.085±0.008
Р	R 0.2	R 0.008
Q	C 1.02	C 0.04
R	1.905	0.075
S	1.905	0.075
Т	R 3.0	R 0.118
U	12.0	0.472
Υ	C 0.5	C 0.020

9. RECOMMENDED SOLDERING CONDITIONS

Please solder the package of this product under the conditions recommended as follows.

For details of the recommended conditions for soldering, please refer to the information document "Semiconductor Device Mounting Technology Manual" (IEI-1207).

For soldering methods and conditions other than those recommended below, please contact NEC sales personnel.

Table 9-1. Soldering Conditions for Surface-Mount Type (1)

 μPD78P324GJ-5BJ
 : 74-pin plastic QFP (20 x 20 mm)

 μPD78P324LP
 : 68-pin plastic QFJ (\Box 950 mil)

 μPD78P324LP(A)
 : 68-pin plastic QFJ (\Box 950 mil)

 μPD78P324LP(A1)
 : 68-pin plastic QFJ (\Box 950 mil)

 μPD78P324LP(A2)
 : 68-pin plastic QFJ (\Box 950 mil)

Soldering Method	Soldering Condition	Recommended Condition Symbol
Infrared reflow	Package peak temperature : 230 °C; time : within 30 secs (210 °C or more); count: once; day limit : 7 days ^{Note} (hereafter, pre-baked for 36 hrs at 125 °C)	IR30-367-1
VPS	Package peak temperature : 215 °C; time : within 40 secs (200 °C or more); count: once; day limit : 7 days ^{Note} (hereafter, pre-baked for 36 hrs at 125 °C)	VP15-367-1
Wave soldering	Solder bath temperature: no more than 260 °C; time: within 10 secs; count: once; preheating temperature: 120 °C max. (package surface temperature); day limit: 7 days ^{Note} (hereafter, pre-baked for 36 hours at 125 °C)	WS60-367-1
Pin part heating	Pin temperature : no more than 300 °C; time : within 3 secs (per device side)	_

Note Refers to the number of days for storage after the dry pack is opened. The storage conditions are 25 °C and no more than 65 %RH.

Caution Avoid using multiple soldering methods at the same time (except the pin part heating method).



Table 9-2. Soldering Conditions for Surface-Mount Type (2)

μPD78P324GJ(A)-5BJ : 74-pin plastic QFP (20 x 20 mm) μPD78P324GJ(A1)-5BJ : 74-pin plastic QFP (20 x 20 mm) μPD78P324GJ(A2)-5BJ : 74-pin plastic QFP (20 x 20 mm)


Soldering Method	Soldering Condition	Recommended Condition Symbol
Infrared reflow	Package peak temperature: 235 °C; time: within 30 secs (210 °C or more); count: twice; day limit: 7 days ^{Note} (hereafter, pre-baked for 36 hrs at 125 °C) <caution> (1) The second reflow should be started after the temperature of the device which would have been changed by the first reflow has returned to normal. (2) Please avoid flux water washing after the first reflow.</caution>	IR35-367-2
VPS	Package peak temperature: 215 °C; time: within 40 secs (200 °C or more); count: within twice; day limit: 7 days ^{Note} (hereafter, pre-baked for 36 hrs at 125 °C) <caution> (1) The second reflow should be started after the temperature of the device which would have been changed by the first reflow has returned to normal. (2) Please avoid flux water washing after the first reflow.</caution>	VP15-367-2
Wave soldering	Solder bath temperature: no more than 260 °C; time: within 10 secs; count: once; preheating temperature: up to 120 °C (package surface temperature); day limit: 7 days ^{Note} (hereafter, pre-baked for 36 hours at 125 °C)	WS60-367-1
Pin part heating	Pin temperature: no more than 300 °C; time: within 3 secs (per device side)	_

Note Refers to the number of days for storage after the dry pack is opened. The storage conditions are 25 °C and no more than 65 %RH.

Caution Avoid using two or more soldering methods at the same time (except the pin part heating method).

APPENDIX A. CONVERSION SOCKET PACKAGE DRAWING AND RECOMMENDED SUBSTRATE INSTALLATION PATTERN

Figure A-1. Conversion Socket (EV-9200G-74) Package Drawing (Reference)



G H EV-9200G-74-G0

ITEM	MILLIMETERS	INCHES
А	25.0	0.984
В	20.35	0.801
С	20.35	0.801
D	25.0	0.984
Е	4-C 2.8	4-C 0.11
F	1.0	0.039
G	11.0	0.433
Ι	22.0	0.866
_	24.7	0.972
J	5.0	0.197
K	22.0	0.866
L	24.7	0.972
Μ	8.0	0.315
Z	7.8	0.307
0	2.5	0.098
Р	2.0	0.079
Q	1.35	0.053
R	0.35±0.1	0.014 ^{+0.004} _{-0.005}
S	φ2.3	Ø0.091
Т	ø 1.5	φ0.059

Figure A-2. Recommended Pattern for Conversion Socket (EV-9200G-74)
Substrate Installation (Reference)

EV-9200G-74-P0

ITEM	MILLIMETERS	INCHES
А	25.7	1.012
В	21.0	0.827
С	1.0±0.02 × 18=18.0±0.05	$0.039^{+0.002}_{-0.001} \times 0.709 = 0.709^{+0.002}_{-0.003}$
D	1.0±0.02 × 18=18.0±0.05	$0.039^{+0.002}_{-0.001} \times 0.709 = 0.709^{+0.002}_{-0.003}$
Е	21.0	0.827
F	25.7	1.012
G	11.00±0.08	$0.433^{+0.004}_{-0.003}$
Н	5.00±0.08	0.197 ^{+0.003} _{-0.004}
I	0.6±0.02	$0.024^{+0.001}_{-0.002}$
J	φ2.36±0.03	\$\phi_{0.093^{+0.001}_{-0.002}}\$
K	φ1.57±0.03	φ0.062 ^{+0.001} _{-0.002}

Caution Dimensions of mount pad for EV-9200 and that for target device (QFP) may be different in some parts. For the recommended mount pad dimensions for QFP, refer to "SEMICONDUCTOR DEVICE MOUNTING TECHNOLOGY MANUAL" (IEI-1207).



APPENDIX B. TOOLS

B.1 DEVELOPMENT TOOLS

The following development tools have been made available for development of the system using the $\mu PD78P324$.

Language Processors

78K/III series relocatable assembler (RA78K/III)	Refers to the relocatable assembler which can be used commonly for the 78K/III series. Equipped with the macro function, the relocatable assembler is aimed at improved development efficiency. The assembler is also accompanied by the structured assembler which can describe the program control structure explicitly, thus making it possible to improve the productivity and the maintainability of the program.				
	Host machine	00	0 1 1	Part number	
		OS	Supply medium		
	PC-9800 series	MS-DOS™	3.5-inch 2HD	μS5A13RA78K3	
	r C-3000 series	IVI3-DO3	5-inch 2HD	μS5A10RA78K3	
	IBM PC/AT™ and	PC DOS™	3.5-inch 2HC	μS7B13RA78K3	
	its compatible machine	PC DOS III	5-inch 2HC	μS7B10RA78K3	
	HP9000 series 300™	HP-UX™	Cartridge tape	μS3H15RA78K3	
	SPARCstation™	SunOS™	(QIC-24)	μS3K15RA78K3	
78K/III series C compiler (CC78K/III)	Refers to the C compiler which can be commonly used in the 78K/III series. This compiler is a program converting the programs written in the C language to those object codes which are executable by microcomputers. When using this compiler, the 78K/III series relocatable assembler (RA78K/III) is required.				
	Host machine				
	Host machine	os	Supply medium	Part number	
	DC 0000	MC DOC	3.5-inch 2HD	μS5A13CC78K3	
	PC-9800 series	MS-DOS	5-inch 2HD	μS5A10CC78K3	
	IBM PC/AT and its	DC DOC	3.5-inch 2HC	μS7B13CC78K3	
	compatible machine	PC DOS	5-inch 2HC	μS7B10CC78K3	
	HP9000 series 300	HP-UX	Cartridge tape	μS3H15CC78K3	
	SPARCstation	SunOS	(QIC-24)	μS3K15CC78K3	

Remark Relocatable assembler and C compiler operations are assured only on the host machine and the OS above.



PROM Write Tools

Hardware	PG-1500	This PROM programmer is capable of programming by manipulating a PROM-incorporated single-chip microcomputer from a stand-alone or host machine after connecting the accompanying board and the separately available programmer adapter. It can also program representative PROMs ranging from 256 Kbits to 4 Mbits.				
	UNISITE 2900 3900 ^{Note}	These are PROM programmers made by Data I/O Japan.				
	PA-78P324GJ PA-78P324LP PA-78P324KC PA-78P324KD	These are the PROM programmer adapters for writing programs into the μPD78P324 on general-purpose PROM programmer such as PG-1500. PA-78P324GJ: for μPD78P324GJ PA-78P324LP: for μPD78P324LP PA-78P324KC: for μPD78P324KC PA-78P324KD: for μPD78P324KD				
Software	PG-1500 controller	A PG-1500 and a host machine are connected with the serial interface or the parallel interface to control the PG-1500 on the host machine.				
		Host machine	OS	Supply medium	Part number	
		DO 0000		3.5-inch 2HD	μS5A13PG1500	
		PC-9800 series	MS-DOS	5-inch 2HD	μS5A10PG1500	
		IBM PC/AT and its compatible machine	20.000	3.5-inch 2HC	μS7B13PG1500	
			PC DOS	5-inch 2HC	μS7B10PG1500	

Note Being evaluated.

Remark The PG-1500 controller operation is assured only on the host machine and the OS above.

74



Debugging Tools

Hardware	IE-78327-R IE-78320-R ^{Note}	These are the in-circuit emulators which can be used for the development and debugging of application systems. Debugging is performed by connecting them to a host machine. The IE-78327-R can be used commonly for both the μ PD78322 subseries and the μ PD78328 subseries. The IE-78320-R can be used for the μ PD78322 subseries.				
	EP-78320GJ-R EP-78320L-R	These are the emulation probes for connecting the IE-78327-R or IE-78320-R to a target system. EP-78320GJ-R: for 74-pin plastic QFP EP-78320L-R: for 68-pin plastic QFJ				
	IE-78327-R control program (IE controller)	This program is for controlling the IE-78327-R from a host machine. It can commands automatically, thus enabling more efficient debugging.				
	(IE controller)				_	
		Host machine	OS	Supply medium	Part number	
		PC-9800 series	0 series MS-DOS	3.5-inch 2HD	μS5A13IE78327	
				5-inch 2HD	μS5A10IE78327	
		IBM PC/AT and its compatible machine	PC DOS	3.5-inch 2HC	μS7B13lE78327	
				5-inch 2HC	μS7B10IE78327	
Software	IE-78320-R control program ^{Note} (IE controller)	This program is for controlling the IE-78320-R from a host machine. It can execute commands automatically, thus enabling more efficient debugging.				
	(IE controller)					
		Host machine	os	Supply medium	Part number	
				3.5-inch 2HD	μS5A13IE78320	
		PC-9800 series	MS-DOS	5-inch 2HD	μS5A10IE78320	
		IBM PC/AT and its compatible machine	PC DOS	5-inch 2HC	μS7B10IE78320	

Remarks 1. The operation of each software is assured only on the host machine and the OS above.

2. μ PD78322 subseries: μ PD78320, 78322, 78P322, 78323, 78324, 78P324, 78320(A), 78320(A1), 78320(A2), 78322(A), 78322(A1), 78322(A2), 78323(A), 78323(A1), 78323(A2),


78324(A), 78324(A1), 78324(A2), 78P324(A), 78P324(A1), 78P324(A2)

 μ PD78328 subseries: μ PD78327, 78328, 78P328, 78327(A), 78328(A)

Note The existing product IE-78320-R is a maintenance product. If you are going to newly purchase an in-circuit emulator, please use the alternative product IE-78327-R.



Development Tool Configurations



Note The socket is supplied with the emulation probe.

Remarks 1. It is also possible to use the host machine and the PG-1500 by connecting them directly by the RS-232-C.

2. In the diagram above, representative software supply media and 3.5-inch FDs.



B.2 EVALUATION TOOLS

To evaluate the functions of the μ PD78P324, the following tools are made available.

Part Number	Host Machine	Function
EB-78320-98	PC-9800 series	By connecting to a host machine, it is possible to evaluate the functions equipped by the μ PD78P324 in a simple manner. The command system of this product basically conforms to that of IE-78327-R and IE-78320-
EB-78320-PC	IBM PC/AT or its compatible machine	R. Therefore, it is easy to move to the development work of application systems by IE-78327-R or IE-78320-R. In addition a turbo access manager (μ PD71P301) ^{Note} can be mounted on the board.

Note The turbo access manager (μ PD71P301) is a maintenance product.

Cautions 1. This product is not a development tool of μ PD78P324 application systems.

2. This product is not equipped with the emulation function for executing the PROM incorporated in the μ PD78P324.

B.3 EMBEDDED SOFTWARE

The following embedded software programs are available to perform program development and maintenance more efficiently.

Eeal-time OS

Real-time OS (RX78K/III)	The RX78K/III is designed to provide a multi-task environment in the field of control application where real-time operation is required. By using this real-time OS, the performance of the whole system can be improved by allocating CPU's idle time to other processings. The RX78K/III provides the system call based on the μ ITRON specifications. The RX78K/III package provides tools (configurators) for creating RX78K/III's nucleus and multiple information table.			
	Host machine	OS	Part number	
			3.5-inch 2HD	μS5A13RX78320
	PC-9800 series	MS-DOS	5-inch 2HD	μS5A10RX78320
	IBM PC/AT and its compatible machine	PC DOS	3.5-inch 2HC	μS7B13RX78320
			5-inch 2HC	μS7B10RX78320

Caution To purchase the operating system above, you need to fill in a purchase application form beforehand and sign a contract allowing you to use the software.

Remark When using the real-time OS RX78K/III, you need the assembler package RA78K/III (optional) as well.



Fuzzy Inference Development Support System

Fuzzy knowledge data creation tools (FE9000, FE9200)	This program supports inputting/editing/evaluating (through simulation) of the fuzzy knowledge data (fuzzy rules and membership functions).					
	Host machine	Host machine OS		Supply medium	Part number	
		MS-DOS		3.5-inch 2HD	μS5A13FE9000	
	PC-9800 series			5-inch 2HD	μS5A10FE9000	
	IBM PC/AT and its compatible machine	PC DOS	Winsows	3.5-inch 2HC	μS7B13FE9000	
				5-inch 2HC	μS7B10FE9000	
Translator (FT78K3)Note	This program converts the fuzzy knowledge data obtained with fuzzy knowledge data creation tools to an assembler source program for RA78K/III.					
	Host machine			Part number		
	Host machine	OS		Supply medium	Part number	
	PC-9800 series	MS-DOS		3.5-inch 2HD	μS5A13FT78K3	
				5-inch 2HD	μS5A10FT78K3	
	IBM PC/AT and its compatible machine	PC DOS		3.5-inch 2HC	μS7B13FT78K3	
				5-inch 2HC	μS7B10FT78K3	
Fuzzy inference module (FI78K/III) ^{Note}	This program executes fuzzy inference. Fuzzy inference is executed by being linked to the fuzzy knowledge data converted by the translator.					
	Host machine				Part number	
	nost machine	C	S	Supply medium	rait number	
	PC-9800 series	MS-DOS		3.5-inch 2HD	μS5A13FI78K3	
				5-inch 2HD	μS5A10Fl78K3	
	IBM PC/AT and its compatible machine	PC DOS		3.5-inch 2HC	μS7B13Fl78K3	
				5-inch 2HC	μS7B10Fl78K3	
Fuzzy inference debugger (FD78K/III)	This is a support software program for evaluating and adjusting the fuzzy knowledge data at a hardware level by using the in-circuit emulator.					
					Don't a L	
	Host machine	OS		Supply medium	Part number	
	PC-9800 series	MS-DOS		3.5-inch 2HD	μS5A13FD78K3	
				5-inch 2HD	μS5A10FD78K3	
	IBM PC/AT and its	PC DOS		3.5-inch 2HC	μS7B13FD78K3	
	compatible machine			5-inch 2HC	μS7B10FD78K3	

Note Under development

NOTES FOR CMOS DEVICES

1 PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note: Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

(2) HANDLING OF UNUSED INPUT PINS FOR CMOS

Note: No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS device behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

③ STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note: Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

QTOP is a trademark of NEC Corporation.

MS-DOS and Windows are trademarks of Microsoft Corp.

PC/AT and PC DOS are trademarks of IBM Corp.

HP9000 series 300 and HP-UX are trademarks of Hewlett-Packard.

SPARCstation is a trademark of SPARC International, Inc.

SunOS is a trademark of Sun Microsystems Inc.

TRON is an abbreviation of The Realtime Operating system Nucleus.

ITRON is an abbreviation of Industrial TRON.



The export of these products from Japan is regulated by the Japanese government. The export of some or all of these products may be prohibited without governmental license. To export or re-export some or all of these products from a country other than Japan may also be prohibited without a license from that country. Please call an NEC sales representative.

License not needed: µPD78P324KC, 78P324KD

The customer must judge the need for license: μ PD78P324GJ-5BJ/(A)/(A1)/(A2)/, 78P324LP/(A)/(A1)/(A2)

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customer must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.

NEC devices are classified into the following three quality grades:

"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots

Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)

Specific: Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices in "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact NEC Sales Representative in advance.

Anti-radioactive design is not implemented in this product.