4 M SRAM (256-kword \times 16-bit)

HITACHI

ADE-203-933C (Z) Rev. 2.0 Oct. 14, 1999

Description

The Hitachi HM62V16256B Series is 4-Mbit static RAM organized 262,144-word \times 16-bit. HM62V16256B Series has realized higher density, higher performance and low power consumption by employing Hi-CMOS process technology. It offers low power standby power dissipation; therefore, it is suitable for battery backup systems. It is packaged in standard 44-pin plastic TSOPII.

Features

- Single 3.0 V supply: 2.7 V to 3.6 V
- Fast access time: 70 ns/85 ns (max)
- Power dissipation:
 - Active: 9 mW (typ)
 - Standby: 3 µW (typ)
- Completely static memory.
 - No clock or timing strobe required
- Equal access and cycle times
- Common data input and output.
 - Three state output
- Battery backup operation.
 - 2 chip selection for battery backup



Ordering Information

Type No.	Access time	Package
HM62V16256BLTT-7 HM62V16256BLTT-8	70 ns 85 ns	400-mil 44-pin plastic TSOPII (normal-bend type) (TTP-44DB)
HM62V16256BLTT-7SL HM62V16256BLTT-8SL	70 ns 85 ns	


Pin Arrangement

	44-pin TSOP	
A4	1 44	4 A5
A3	2 43	3 🗌 A6
A2	3 42	2 🔲 A7
A1	4 41	
AO	5 40	
CS1	6 39	
I/O0 🗌	7 38	3 🔲 I/O15
I/O1 🗌	8 37	7 🔲 I/O14
I/O2 🗌	9 36	6 🔲 I/O13
I/O3 🗌	10 35	5 🔲 I/O12
Vcc 🗌	11 34	4 🔲 V _{SS}
V _{SS}	12 33	
I/O4 🗌	13 32	2 🔲 I/O11
I/O5 🗌	14 31	1 🔲 I/O10
I/O6 🗌	15 30	0 🔲 1/09
I/07 🗌	16 29	9 🔲 1/08
WE	17 28	3 CS2
A17 🗌	18 27	7 🗖 A8
A16	19 26	5 🗌 A9
A15	20 25	5 🗌 A10
A14 🗌	21 24	4 🗔 A11
A13	22 23	
	L	
	(Top view)	

Pin Description

Pin name	Function
A0 to A17	Address input
I/O0 to I/O15	Data input/output
CS1	Chip select 1
CS2	Chip select 2
WE	Write enable
ŌĒ	Output enable
LB	Lower byte select
UB	Upper byte select
V _{cc}	Power supply
V _{ss}	Ground

Block Diagram



Operation Table

CS1	CS2	WE	ŌE	UB	LB	I/O0 to I/O7	I/O8 to I/O15	Operation
Н	×	×	×	×	×	High-Z	High-Z	Standby
×	L	×	×	×	×	High-Z	High-Z	Standby
×	×	×	×	Н	Н	High-Z	High-Z	Standby
L	Н	Н	L	L	L	Dout	Dout	Read
L	Н	Н	L	Н	L	Dout	High-Z	Lower byte read
L	Н	Н	L	L	Н	High-Z	Dout	Upper byte read
L	Н	L	×	L	L	Din	Din	Write
L	Н	L	×	Н	L	Din	High-Z	Lower byte write
L	Н	L	×	L	Н	High-Z	Din	Upper byte write
L	Н	Н	Н	×	×	High-Z	High-Z	Output disable

Note: H: V_{IH} , L: V_{IL} , \times : V_{IH} or V_{IL}

Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Power supply voltage relative to $\rm V_{ss}$	V _{cc}	–0.5 to + 4.6	V
Terminal voltage on any pin relative to V_{ss}	V _T	-0.5^{*1} to V _{cc} + 0.3 ^{*2}	V
Power dissipation	P _T	1.0	W
Storage temperature range	Tstg	-55 to +125	°C
Storage temperature range under bias	Tbias	-10 to +85	°C

Notes: 1. V_{T} min: -3.0 V for pulse half-width \leq 30 ns.

2. Maximum voltage is +4.6 V.

DC Operating Conditions

Parameter	Symbol	Min	Тур	Max	Unit	Note
Supply voltage	V _{cc}	2.7	3.0	3.6	V	
	V _{ss}	0	0	0	V	
Input high voltage	V _{IH}	2.0	_	V _{cc} + 0.3	V	
Input low voltage	V _{IL}	-0.3	_	0.6	V	1
Ambient temperature range	Та	0		70	°C	

Note: 1. V_{IL} min: -3.0 V for pulse half-width \leq 30 ns.

DC Characteristics

Parameter		Symbol	Min	Typ*1	Мах	Unit	Test conditions
Input leaka	age current	I _{LI}	_	_	1	μA	Vin = V_{ss} to V_{cc}
Output leakage current		I _{LO}	_	_	1	μΑ	$ \overline{CS1} = V_{IH} \text{ or } CS2 = V_{IL} \text{ or } \\ \overline{OE} = V_{IH} \text{ or } \overline{WE} = V_{IL}, \text{ or } \\ \overline{LB} = \overline{UB} = V_{IH} \\ V_{IVO} = V_{SS} \text{ to } V_{CC} $
Operating	current	I _{cc}	—	—	20	mA	$\label{eq:cs1} \begin{split} \overline{CS1} &= V_{\text{IL}}, \ CS2 = V_{\text{IH}}, \\ \text{Others} &= V_{\text{IH}} / V_{\text{IL}}, \ I_{\text{I/O}} = 0 \ \text{mA} \end{split}$
Average operating current	HM62V16256B-7	I _{CC1}	_	_	70	mA	Min. cycle, duty = 100%, $I_{I/O} = 0 \text{ mA}, \overline{CS1} = V_{IL}, CS2 = V_{IH},$ Others = V_{IH}/V_{IL}
	HM62V16256B-8	I _{CC1}	_	—	65	mA	_
		I _{CC2}	_	3	15	mA	
Standby c	urrent	I _{SB}	_	_	0.3	mA	$CS2 = V_{IL}$
Standby current		* ² SB1	_	1	40	μΑ	$\begin{array}{l} 0 \ V \leq Vin \\ (1) \ 0 \ V \leq CS2 \leq 0.2 \ V \ or \\ (2) \ \overline{CS1} \geq V_{\rm CC} - 0.2 \ V, \\ CS2 \geq V_{\rm CC} - 0.2 \ V \end{array}$
		I_SB1 ^{★3}	_	1	20	μA	_
Output hig	h voltage	V _{OH}	2.4		—	V	I _{OH} = -1 mA
			$V_{cc} - 0$	0.2—	_	V	I _{oH} = −100 μA
Output low	v voltage	V _{OL}	_	_	0.4	V	$I_{OL} = 2 \text{ mA}$
			_	_	0.2	V	I _{oL} = 100 μA

Notes: 1. Typical values are at V_{cc} = 3.0 V, Ta = +25°C and not guaranteed.

2. This characteristic is guaranteed only for L-version.

3. This characteristic is guaranteed only for L-SL version.

Capacitance (Ta = $+25^{\circ}$ C, f = 1.0 MHz)

Parameter	Symbol	Min	Тур	Max	Unit	Test conditions	Note
Input capacitance	Cin	_	—	8	pF	Vin = 0 V	1
Input/output capacitance	C _{I/O}	_	_	10	pF	$V_{I/O} = 0 V$	1

Note: 1. This parameter is sampled and not 100% tested.

AC Characteristics (Ta = 0 to $+70^{\circ}$ C, V_{CC} = 2.7 V to 3.6 V, unless otherwise noted.)

Test Conditions

- Input pulse levels: $V_{IL} = 0.4 \text{ V}$, $V_{IH} = 2.2 \text{ V}$
- Input rise and fall time: 5 ns
- Input timing reference levels: 1.4 V
- Output timing reference levels: 1.4 V
- Output load: 1 TTL + 30 pF (HM62V16256B-7) (Including scope and jig) 1 TTL + 100 pF (HM62V16256B-8) (Including scope and jig)

Read Cycle

		HM62\	/16256B				
		-7		-8			
Parameter	Symbol	Min	Max	Min	Max	Unit	Notes
Read cycle time	t _{RC}	70		85		ns	
Address access time	t _{AA}	_	70	—	85	ns	
Chip select access time	t _{ACS1}	—	70	_	85	ns	
	t _{ACS2}	—	70	_	85	ns	
Output enable to output valid	t _{oe}	—	40		45	ns	
Output hold from address change	t _{oH}	10	—	10		ns	
LB, UB access time	t _{BA}		70	—	85	ns	
Chip select to output in low-Z	t _{CLZ1}	10	_	10		ns	2, 3
	t _{CLZ2}	10	_	10		ns	2, 3
\overline{LB} , \overline{UB} enable to low-z	t _{BLZ}	5	—	5		ns	2, 3
Output enable to output in low-Z	t _{oLZ}	5	—	5	_	ns	2, 3
Chip deselect to output in high-Z	t _{CHZ1}	0	25	0	25	ns	1, 2, 3
	t _{CHZ2}	0	25	0	25	ns	1, 2, 3
$\overline{\text{LB}}$, $\overline{\text{UB}}$ disable to high-Z	t _{BHZ}	0	25	0	25	ns	1, 2, 3
Output disable to output in high-Z	t _{OHZ}	0	25	0	25	ns	1, 2, 3

Write Cycle

		HM62V	16256B				
		-7		-8			
Parameter	Symbol	Min	Max	Min	Max	Unit	Notes
Write cycle time	t _{wc}	70	_	85	_	ns	
Address valid to end of write	t _{AW}	60	—	70	_	ns	
Chip selection to end of write	t _{cw}	60		70	_	ns	5
Write pulse width	t _{wP}	50	_	55	_	ns	4
$\overline{\text{LB}}$, $\overline{\text{UB}}$ valid to end of write	t _{BW}	55	_	70	_	ns	
Address setup time	t _{AS}	0	—	0	_	ns	6
Write recovery time	t _{wR}	0		0	_	ns	7
Data to write time overlap	t _{DW}	30		35	_	ns	
Data hold from write time	t _{DH}	0	—	0	_	ns	
Output active from end of write	t _{ow}	5	_	5	_	ns	2
Output disable to output in High-Z	t _{oHz}	0	25	0	25	ns	1, 2
Write to output in high-Z	\mathbf{t}_{WHZ}	0	25	0	25	ns	1, 2

Notes: 1. t_{CHZ}, t_{OHZ}, t_{WHZ} and t_{BHZ} are defined as the time at which the outputs achieve the open circuit conditions and are not referred to output voltage levels.


2. This parameter is sampled and not 100% tested.

3. At any given temperature and voltage condition, t_{Hz} max is less than t_{Lz} min both for a given device and from device to device.


- 4. A write occures during the overlap of a low CS1, a high CS2, a low WE and a low LB or a low UB. A write begins at the latest transition among CS1 going low, CS2 going high, WE going low and LB going low or UB going low. A write ends at the earliest transition among CS1 going high, CS2 going low, WE going high and LB going high or UB going high. t_{wP} is measured from the beginning of write to the end of write.
- 5. t_{cw} is measured from the later of $\overline{CS1}$ going low or CS2 going high to the end of write.
- 6. t_{AS} is measured from the address valid to the beginning of write.
- 7. t_{WR} is measured from the earliest of $\overline{CS1}$ or \overline{WE} going high or CS2 going low to the end of write cycle.

Timing Waveform


Read Cycle




Write Cycle (1) ($\overline{\text{WE}}$ Clock)



Write Cycle (2) (\overline{CS} Clock, $\overline{OE} = V_{IH}$)



Write Cycle (3) (\overline{LB} , \overline{UB} Clock, $\overline{OE} = V_{IH}$)



Parameter	Symbol	Min	Typ* ⁴	Max	Unit	Test conditions*3
V_{cc} for data retention	V _{dr}	2.0	_	_	V	$\begin{array}{l} \mbox{Vin} \geq 0\mbox{V} \\ (1) \ 0 \ V \leq CS2 \leq 0.2 \ V \ or \\ (2) \ \underline{CS2} \geq V_{cc} - 0.2 \ V \\ \hline \underline{CS1} \geq V_{cc} - 0.2 \ V \ or \\ (3) \ \overline{LB} = \overline{UB} \geq V_{cc} - 0.2 \ V \\ \hline \underline{CS2} \geq V_{cc} - 0.2 \ V \\ \hline \underline{CS1} \leq 0.2 \ V \end{array}$
Data retention current	I _{CCDR} * ¹	_	0.8	20	μΑ	$\begin{array}{l} V_{cc} = 3.0 \ V, \ Vin \geq 0V \\ (1) \ 0 \ V \leq CS2 \leq 0.2 \ V \ or \\ (2) \ \underline{CS2} \geq V_{cc} - 0.2 \ V, \\ \overline{CS1} \geq V_{cc} - 0.2 \ V \ or \\ (3) \ \overline{LB} = \overline{UB} \geq V_{cc} - 0.2 \ V \\ \underline{CS2} \geq V_{cc} - 0.2 \ V \\ \overline{CS1} \leq 0.2 \ V \end{array}$
	CCDR ^{*2}	—	0.8	10	μΑ	
Chip deselect to data retention time	t_{CDR}	0	_	_	ns	See retention waveform
Operation recovery time	t _R	t _{RC} *5		—	ns	

Low V_{cc} Data Retention Characteristics (Ta = 0 to +70°C)

Notes: 1. This characteristic is guaranteed only for L-version, 10 μ A max. at Ta = 0 to +40°C.


2. This characteristic is guaranteed only for L-SL version, 5 μ A max. at Ta = 0 to +40°C.


3. CS2 controls address buffer, \overline{WE} buffer, $\overline{CS1}$ buffer, \overline{OE} buffer, \overline{LB} , \overline{UB} buffer and Din buffer. If CS2 controls data retention mode, Vin levels (address, \overline{WE} , \overline{OE} , $\overline{CS1}$, \overline{LB} , \overline{UB} , I/O) can be in the high impedance state. If $\overline{CS1}$ controls data retention mode, CS2 must be $CS2 \ge V_{CC} - 0.2 \text{ V or } 0 \text{ V} \le CS2 \le 0.2 \text{ V}$. The other input levels (address, \overline{WE} , \overline{OE} , \overline{LB} , \overline{UB} , I/O) can be in the high impedance state.


4. Typical values are at V_{cc} = 3.0 V, Ta = +25°C and not guaranteed.

5. t_{RC} = read cycle time.


Low V_{CC} Data Retention Timing Waveform (1) ($\overline{CS1}$ Controlled)








Low V_{CC} Data Retention Timing Waveform (3) (\overline{LB} , \overline{UB} Controlled)



Package Dimensions

HM62V16256BLTT Series (TTP-44DB)



Cautions

- Hitachi neither warrants nor grants licenses of any rights of Hitachi's or any third party's patent, copyright, trademark, or other intellectual property rights for information contained in this document. Hitachi bears no responsibility for problems that may arise with third party's rights, including intellectual property rights, in connection with use of the information contained in this document.
- 2. Products and product specifications may be subject to change without notice. Confirm that you have received the latest product standards or specifications before final design, purchase or use.
- 3. Hitachi makes every attempt to ensure that its products are of high quality and reliability. However, contact Hitachi's sales office before using the product in an application that demands especially high quality and reliability or where its failure or malfunction may directly threaten human life or cause risk of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment or medical equipment for life support.
- 4. Design your application so that the product is used within the ranges guaranteed by Hitachi particularly for maximum rating, operating supply voltage range, heat radiation characteristics, installation conditions and other characteristics. Hitachi bears no responsibility for failure or damage when used beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as fail-safes, so that the equipment incorporating Hitachi product does not cause bodily injury, fire or other consequential damage due to operation of the Hitachi product.
- 5. This product is not designed to be radiation resistant.
- 6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without written approval from Hitachi.
- 7. Contact Hitachi's sales office for any questions regarding this document or Hitachi semiconductor products.

HITACHI Hitachi, Ltd.

Semiconductor & Integrated Circuits. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan Tel: Tokyo (03) 3270-2111 Fax: (03) 3270-5109

For further information write to:

Hitachi Semiconductor (America) Inc. 179 East Tasman Drive, San Jose, CA 95134 Tel: <1> (408) 433-1990 Fax: <1>(408) 433-0223 Hitachi Europe GmbH Electronic components Group Dornacher Straße 3 D-85622 Feldkirchen, Munich Germany Tel: <49> (89) 9 9180-0 Fax: <49> (89) 9 29 30 00 Hitachi Europe Ltd. Electronic Components Group. Whitebrook Park Lower Cookham Road Maidenhead Berkshire SL6 8YA, United Kingdom Tel: <44> (1628) 585000 Fax: <44> (1628) 778322 Hitachi Asia Pte. Ltd. 16 Collyer Quay #20-00 Hitachi Tower Singapore 049318 Tel: 535-2100 Fax: 535-1533

Hitachi Asia Ltd. Taipei Branch Office 3F, Hung Kuo Building. No.167, Tun-Hwa North Road, Taipei (105) Tel: <886> (2) 2718-3666 Fax: <886> (2) 2718-8180

Hitachi Asia (Hong Kong) Ltd. Group III (Electronic Components) 7/F., North Tower, World Finance Centre, Harbour City, Canton Road, Tsim Sha Tsui, Kowloon, Hong Kong Tel: <852> (2) 735 9218 Fax: <852> (2) 730 0281 Telex: 40815 HITEC HX

Copyright © Hitachi, Ltd., 1998. All rights reserved. Printed in Japan.