

July 1988 Revised August 2000

### 100341

# Low Power 8-Bit Shift Register

### **General Description**

The 100341 contains eight edge-triggered, D-type flip-flops with individual inputs  $(P_n)$  and outputs  $(Q_n)$  for parallel operation, and with serial inputs  $(D_n)$  and steering logic for bidirectional shifting. The flip-flops accept input data a setup time before the positive-going transition of the clock pulse and their outputs respond a propagation delay after this rising clock edge.

The circuit operating mode is determined by the Select inputs  $S_0$  and  $S_1,$  which are internally decoded to select either "parallel entry", "hold", "shift left" or "shift right" as described in the Truth Table. All inputs have 50  $k\Omega$  pull-down resistors.

### **Features**

- 35% power reduction of the 100141
- 2000V ESD protection
- Pin/function compatible with 100141
- Voltage compensated operating range = -4.2V to -5.7V
- Available to industrial grade temperature range


### **Ordering Code:**

Order Number	Package Number	Package Description
10034SC	M24B	24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
100341PC	N24E	24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-010, 0.400 Wide
100341QI	V28A	28-Lead Plastic Lead Chip Carrier (PLCC), JEDEC MO-047, 0.450 Square
100341QC		28-Lead Plastic Lead Chip Carrier (PLCC), JEDEC MO-047, 0.450 Square Industrial Temperature Range (–40°C to +85°C)

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.


### **Logic Symbol**


**Pin Descriptions** 



### **Connection Diagrams**








# **Truth Table**

Function		Outputs											
Function	D <sub>7</sub>	D <sub>0</sub>	S <sub>1</sub>	S <sub>0</sub>	СР	Q <sub>7</sub>	$Q_6$	$Q_5$	$Q_4$	$Q_3$	$Q_2$	$Q_1$	$Q_0$
Load Register	Х	Х	L	L	~	P <sub>7</sub>	P <sub>6</sub>	P <sub>5</sub>	P <sub>4</sub>	P <sub>3</sub>	P <sub>2</sub>	P <sub>1</sub>	P <sub>0</sub>
Shift Left	Х	L	L	Н	~	$Q_6$	$Q_5$	$Q_4$	$Q_3$	$Q_2$	$Q_1$	$Q_0$	L
Shift Left	Χ	Н	L	Н	~	$Q_6$	$Q_5$	$Q_4$	$Q_3$	$Q_2$	$Q_1$	$Q_0$	Н
Shift Right	L	Х	Н	L	~	L	$Q_7$	$Q_6$	$Q_5$	$Q_4$	$Q_3$	$Q_2$	$Q_1$
Shift Right	Н	Х	Н	L	~	Н	$Q_7$	$Q_6$	$Q_5$	$Q_4$	$Q_3$	$Q_2$	$Q_1$
Hold	Х	Х	Н	Н	Х								
Hold	Х	Х	Х	Х	Н	No Change							
Hold	Х	Х	Х	Х	L								

H = HIGH Voltage Level
L = LOW Voltage Level
X = Don't Care
= LOW-to-HIGH Transition

# **Logic Diagram**



### **Absolute Maximum Ratings**(Note 1)

# Recommended Operating Conditions

Case Temperature (T<sub>C</sub>)

 $\begin{array}{lll} \mbox{Commercial} & 0 \mbox{°C to } +85 \mbox{°C} \\ \mbox{Industrial} & -40 \mbox{°C to } +85 \mbox{°C} \\ \mbox{Supply Voltage (V_{EE})} & -5.7 \mbox{V to } -4.2 \mbox{V} \end{array}$ 

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum rating. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: ESD testing conforms to MIL-STD-883, Method 3015.

### **Commercial Version**

### DC Electrical Characteristics (Note 3)

 $V_{EE} = -4.2V$  to -5.7V,  $V_{CC} = V_{CCA} = GND$ ,  $T_{C} = 0$ °C to +85°C

Symbol	Parameter	Min	Тур	Max	Units	Con	ditions			
V <sub>OH</sub>	Output HIGH Voltage	-1025	-955	-870	mV	V <sub>IN</sub> = V <sub>IH</sub> (Max)	Loading with			
V <sub>OL</sub>	Output LOW Voltage	-1830	-1705	-1620	mV	or V <sub>IL</sub> (Min)	$50\Omega$ to $-2.0V$			
V <sub>OHC</sub>	Output HIGH Voltage	-1035			mV	$V_{IN} = V_{IH}$ (Min)	Loading with			
V <sub>OLC</sub>	Output LOW Voltage			-1610	mV	or V <sub>IL</sub> (Max)	$50\Omega$ to $-2.0V$			
V <sub>IH</sub>	Input HIGH Voltage	-1165		-870	mV	Guaranteed HIGH Signal				
						for all Inputs				
V <sub>IL</sub>	Input LOW Voltage	-1830		-1475	mV	Guaranteed LOW Signa	ıl			
						for all Inputs				
I <sub>IL</sub>	Input LOW Current	0.50			μΑ	$V_{IN} = V_{IL}$ (Min)				
I <sub>IH</sub>	Input HIGH Current			240	μΑ	V <sub>IN</sub> = V <sub>IH</sub> (Max)	V <sub>IN</sub> = V <sub>IH</sub> (Max)			
I <sub>EE</sub>	Power Supply Current					Inputs OPEN				
		-157		-75	mA	$V_{EE} = -4.2V \text{ to } -4.8V$				
		-167		-75	mA	$V_{EE} = -4.2V \text{ to } -5.7V$				

Note 3: The specified limits represent the "worst case" value for the parameter. Since these values normally occur at the temperature extremes, additional noise immunity and guardbanding can be achieved by decreasing the allowable system operating ranges. Conditions for testing shown in the tables are chosen to guarantee operation under "worst case" conditions.

### **DIP AC Electrical Characteristics**

 $V_{EF} = -4.2V \text{ to } -5.7V, V_{CC} = V_{CCA} = GND$ 

Symbol	Parameter		$T_C = 0^{\circ}C$		T <sub>C</sub> = +25°C		T <sub>C</sub> = +85°C		Units	Conditions
Symbol			Min	Max	Min	Max	Min	Max	Ullits	Conditions
f <sub>MAX</sub>	Max Clock Frequenc	y	400		400		400		MHz	Figures 2, 3
t <sub>PLH</sub>	Propagation Delay		0.90	1.90	1.00	2.00	1.00	2.10	ns	Figures 1, 3
t <sub>PHL</sub>	CP to Output		0.90	1.90	1.00	2.00	1.00	2.10	115	(Note 4)
t <sub>TLH</sub>	Transition Time		0.35	1.30	0.35	1.30	0.35	1.30	ns	Figures 1, 3
$t_{THL}$	20% to 80%, 80% to	20%	0.33	1.30	0.33	1.30	0.33	1.30	115	Figures 1, 3
t <sub>S</sub>	Setup Time	D <sub>n</sub> , P <sub>n</sub>	0.65		0.65		0.65		ns	
		S <sub>n</sub>	1.60		1.60		1.60			Figure 4
t <sub>H</sub>	Hold	D <sub>n</sub> , P <sub>n</sub>	0.80		0.80		0.80		ns	Figure 4
		S <sub>n</sub>	0.60		0.60		0.60			
t <sub>PW</sub> (H)	Pulse Width HIGH	CP	2.00		2.00		2.00		ns	Figure 3

Note 4: The propagation delay specified is for the switching of a single output. Delays may vary up to 0.40 ns if multiple outputs are switching simultaneously.

# Commercial Version (Continued) SOIC and PLCC AC Electrical Characteristics $V_{\text{EE}} = -4.2 \text{V to } -5.7 \text{V}, V_{\text{CC}} = V_{\text{CCA}} = \text{GND}$

Symbol	Parameter		T <sub>C</sub> =	. 0°C	T <sub>C</sub> = -	⊦25°C	T <sub>C</sub> =	+85°C	Units	Conditions
Cymbol			Min	Max	Min	Max	Min	Max	Units	
f <sub>MAX</sub>	Maximum Clock Frequency	4	425		425		425		MHz	Figures 2, 3
t <sub>PLH</sub>	Propagation Delay		0.90	1.70	1.00	1.80	1.00	1.90	ns	Figures 1, 3
t <sub>PHL</sub>	CP to Output	'	0.90	1.70	1.00	1.00	1.00	1.90	115	(Note 5)
t <sub>TLH</sub>	Transition Time		0.35	1.20	0.35	1.20	0.35	1.20	ns	Figures 1, 3
t <sub>THL</sub>	20% to 80%, 80% to 20%	'	).33	1.20	0.55	1.20	0.55	1.20	115	rigules 1, 3
ts	Setup Time D <sub>n</sub>	, P <sub>n</sub> C	).55		0.55		0.55		ns	Figure 4
	S <sub>n</sub>	, 1	1.50		1.50		1.50		115	
t <sub>H</sub>	Hold Time D <sub>n</sub>	, P <sub>n</sub> C	).70		0.70		0.70		ns	1 igure 4
	Sn	, 0	0.50		0.50		0.50		115	
t <sub>PW</sub> (H)	Pulse Width HIGH CP	2	2.00		2.00		2.00		ns	Figure 3
toshl	Maximum Skew Common Edge									PLCC Only
	Output-to-Output Variation			200		200		200	ps	(Note 6)
	Clock to Output Path									
toslh	Maximum Skew Common Edge									PLCC Only
	Output-to-Output Variation			200		200		200	ps	(Note 6)
	Clock to Output Path									
tost	Maximum Skew Opposite Edge									PLCC Only
	Output-to-Output Variation			250		250		250	ps	(Note 6)
	Clock to Output Path									
t <sub>ps</sub>	Maximum Skew					250		250	ps	PLCC Only
	Pin (Signal) Transition Variation		250	250						(Note 6)
	Clock to Output Path									

Note 5: The propagation delay specified is for the switching of a single output. Delays may vary up to 0.40 ns if multiple outputs are switching simultaneously. Note 6: Output-to-Output Skew is defined as the absolute value of the difference between the actual propagation delay for any outputs within the same packaged device. The specifications apply to any outputs switching in the same direction either HIGH-to-LOW (to\_SHL), or LOW-to-HIGH (to\_SLH), or in opposite directions both HL and LH (t $_{\rm OST}$ ). Parameters  $t_{\rm OST}$  and  $t_{\rm PS}$  guaranteed by design

### **Industrial Version**

### PLCC DC Electrical Characteristics (Note 7)

 $\rm V_{EE} = -4.2V$  to –5.7V,  $\rm V_{CC} = V_{CCA} = GND, \, T_{C} = -40^{\circ}C$  to +85°C

Symbol	Parameter	T <sub>C</sub> =	–40°C	T <sub>C</sub> = 0°C	to +85°C	Units	Conditions		
Syllibol		Min	Max	Min	Max	Units			
V <sub>OH</sub>	Output HIGH Voltage	-1085	-870	-1025	-870	mV	$V_{IN} = V_{IH}(Max)$	Loading with	
V <sub>OL</sub>	Output LOW Voltage	-1830	-1575	-1830	-1620	mV	or V <sub>IL</sub> (Min)	$50\Omega$ to $-2.0V$	
V <sub>OHC</sub>	Output HIGH Voltage	-1095		-1035		mV	V <sub>IN</sub> = V <sub>IH</sub> (Min)	Loading with	
V <sub>OLC</sub>	Output LOW Voltage		-1565		-1610	mV	or V <sub>IL</sub> (Max)	$50\Omega$ to $-2.0V$	
V <sub>IH</sub>	Input HIGH Voltage	-1170	-870	-1165	-870	mV	Guaranteed HIGH Signal		
							for all Inputs		
V <sub>IL</sub>	Input LOW Voltage	-1830	-1480	-1830	-1475	mV	Guaranteed LOW Sign	al	
							for all Inputs		
I <sub>IL</sub>	Input LOW Current	0.50		0.50		μΑ	V <sub>IN</sub> = V <sub>IL</sub> (Min)		
I <sub>IH</sub>	Input HIGH Current		240		240	μΑ	V <sub>IN</sub> = V <sub>IH</sub> (Max)		
I <sub>EE</sub>	Power Supply Current						Inputs OPEN		
		-157	-75	-157	-75	mA	$V_{EE} = -4.2V \text{ to } -4.8V$		
		-167	-75	-167	-75	mA	$V_{EE} = -4.2V \text{ to } -5.7V$		

Note 7: The specified limits represent the "worst case" value for the parameter. Since these values normally occur at the temperature extremes, additional noise immunity and guardbanding can be achieved by decreasing the allowable system operating ranges. Conditions for testing shown in the tables are chosen to guarantee operation under "worst case" conditions.


### **PLCC AC Electrical Characteristics**

 $V_{EE} = -4.2V$  to -5.7V,  $V_{CC} = V_{CCA} = GND$ 

Symbol	Parameter		$T_C = -40^{\circ}C$		$T_C = +25^{\circ}C$		$T_C = +85^{\circ}C$		Units	Conditions
	Faramete	Min	Max	Min	Max	Min	Max	Units	Conditions	
f <sub>MAX</sub>	Max Clock Frequency		425		425		425		MHz	Figures 2, 3
t <sub>PLH</sub>	Propagation Delay		0.90	1.80	1.00	1.80	1.00	1.90	ns	Figures 1, 3
$t_{PHL}$	CP to Output		0.90	1.00	1.00	1.00	1.00	1.50	115	(Note 8)
t <sub>TLH</sub>	Transition Time		0.30	1.90	0.35	1.20	0.35	1.20	ns	Figures 1, 3
$t_{THL}$	20% to 80%, 80% to 20%		0.30	1.90	0.55	1.20	0.55	1.20	115	rigules 1, 3
t <sub>S</sub>	Setup Time	D <sub>n</sub> , P <sub>n</sub>	0.60		0.55		0.55		ns	
		S <sub>n</sub>	1.70		1.50		1.50			Figure 4
t <sub>H</sub>	Hold Time	D <sub>n</sub> , P <sub>n</sub>	0.90		0.70		0.70		ns	1 igure 4
		S <sub>n</sub>	0.50		0.50		0.50			
t <sub>PW</sub> (H)	Pulse Width HIGH	CP	2.00		2.00		2.00		ns	Figure 3

Note 8: The propagation delay specified is for the switching of a single output. Delays may vary up to 0.40 ns if multiple outputs are switching simultaneously.


## **Test Circuitry**



### Note:

- $V_{CC}$ ,  $V_{CCA} = +2V$ ,  $V_{EE} = -2.5V$
- L1, L2 and L3 = equal length  $50\Omega$  impedance lines
- $R_T = 50\Omega$  terminator internal to scope
- Decoupling 0.1  $\mu\text{F}$  from GND to  $V_{\text{CC}} and \, V_{\text{EE}}$
- All unused outputs are loaded with  $50\Omega$  to GND
- $C_L = Fixture and stray capacitance \le 3 pF$

FIGURE 1. AC Test Circuit



### Note:

- For shift right mode pulse generator connected to  $\mathbf{S}_0$  is moved to  $\mathbf{S}_1.$
- $\bullet \quad \text{Pulse generator connected to S}_1 \text{ has a LOW frequency } 99\% \text{ duty cycle, which allows occasional parallel load.}\\$
- The feedback path from output to input should be as short as possible.

### FIGURE 2. Shift Frequency Test Circuit (Shift Left)

# **Switching Waveforms**





FIGURE 3. Propagation Delay and Transition Times




### Note:


 $t_{\mbox{\scriptsize \$}}$  is the minimum time before the transition of the clock that information must be present at the data input.

 $t_{\text{H}} \text{ is the minimum time after the transition of the clock that information must remain unchanged at the data input.} \\$ 

### FIGURE 4. Setup and Hold Times



### Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



28-Lead Plastic Lead Chip Carrier (PLCC), JEDEC MO-047, 0.450 Square Package Number V28A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com