

M5M44405CJ,TP-5,-6,-7,-5S,-6S,-7S

EDO (HYPER PAGE MODE) 4194304-BIT (1048576-WORD BY 4-BIT) DYNAMIC RAM

DESCRIPTION

This is a family of 1048576-word by 4-bit dynamic RAMs, fabricated with the high performance CMOS process, and is ideal for large-capacity memory systems where high speed, low power dissipation, and low costs are essential.

The use of quadruple-layer polysilicon process combined with silicide technology and a single-transistor dynamic storage stacked capacitor cell provide high circuit density at reduced costs. Multiplexed address inputs permit both a reduction in pins and an increase in system densities.

Self or extended refresh current is low enough for battery back-up application.

FEATURES

Type name	RAS access time (max.ns)	CAS access time (max.ns)	Address access time (max.ns)	\overline{OE} access time (max.ns)	Cycle time (min.ns)	Power dissipation (typ.mW)
M5M44405CXX-5,-5S	50	13	25	13	90	500
M5M44405CXX-6,-6S	60	15	30	15	110	400
M5M44405CXX-7,-7S	70	20	35	20	130	350

XX=J,TP

- Standard 26 pin SOJ, 26 pin TSOP(II)
 - Single 5V±10% supply
 - Low stand-by power dissipation
 - CMOS Input level ----- 5.5mW (Max) *
 - CMOS Input level ----- 550μW (Max)
 - Low operating power dissipation
 - M5M44405Cxx-5,-5S ----- 687.5mW (Max)
 - M5M44405Cxx-6,-6S ----- 550.0mW (Max)
 - M5M44405Cxx-7,-7S ----- 467.5mW (Max)
 - Self refresh capability *
 - Self refresh current ----- 120μA(max)
 - Extended refresh capability *
 - Extended refresh current ----- 120μA(max)
 - Hyper-page mode (1024-bit random access), Read-modify-write, RAS-only refresh CAS before RAS refresh, Hidden refresh, CBR self refresh(-5S,-6S,-7S) capabilities
 - Early-write mode and \overline{OE} and \overline{W} to control output buffer impedance
 - All inputs, output TTL compatible and low capacitance
 - 1024 refresh cycles every 16.4ms (A0~A9)
 - 1024refresh cycle every 128ms (A0~A9) *
 - 4-bit parallel test mode capability
- * : Applicable to self refresh version (M5M44405CJ,TP-5S,-6S,-7S
: option) only


APPLICATION

Main memory unit for computers, Microcomputer memory, Refresh memory for CRT, Frame Buffer memory for CRT


PIN DESCRIPTION

Pin name	Function
A0~A9	Address Inputs
DQ1~DQ4	Data Inputs / Outputs
RAS	Row Address Strobe Input
CAS	Column Address Strobe Input
\overline{W}	Write Control Input
\overline{OE}	Output Enable Input
Vcc	Power Supply (+5V)
Vss	Ground (0V)

PIN CONFIGURATION (TOP VIEW)



Outline 26P0J (300mil SOJ)



Outline 26P3Z-E (300mil TSOP)

EDO (HYPER PAGE MODE) 4194304-BIT (1048576-WORD BY 4-BIT) DYNAMIC RAM

FUNCTION


The M5M44405CJ, TP provide, in addition to normal read, write, and read-modify-write operations,a number of other functions, e.g., hyper page mode, \bar{RAS} -only refresh, and delayed-write. The input conditions for each are shown in Table 1.

Table 1 Input conditions for each mode

Operation	Inputs							Input/Output		Refresh	Remark
	RAS	CAS	\bar{W}	\bar{OE}	Row address	Column address	Input	Output			
Read	ACT	ACT	NAC	ACT	APD	APD	OPN	VLD	YES	Hyper- Page mode identical	
Write (Early write)	ACT	ACT	ACT	DNC	APD	APD	APD	OPN	YES		
Write (Delayed write)	ACT	ACT	ACT	NAC	APD	APD	APD	IVD	YES		
Read-modify-write	ACT	ACT	ACT	ACT	APD	APD	APD	VLD	YES		
RAS-only refresh	ACT	NAC	DNC	DNC	APD	DNC	DNC	OPN	YES		
Hidden refresh	ACT	ACT	DNC	ACT	DNC	DNC	OPN	VLD	YES		
CAS before \bar{RAS} refresh	ACT	ACT	NAC	DNC	DNC	DNC	DNC	OPN	YES		
Self refresh *	ACT	ACT	NAC	DNC	DNC	DNC	DNC	OPN	YES		
Stand-by	NAC	DNC	DNC	DNC	DNC	DNC	DNC	OPN	NO		

Note : ACT : active, NAC : nonactive, DNC : don't care, VLD : valid, IVD : invalid, APD : applied, OPN : open

BLOCK DIAGRAM



EDO (HYPER PAGE MODE) 4194304-BIT (1048576-WORD BY 4-BIT) DYNAMIC RAM**ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Supply voltage	With respect to Vss	-1~7	V
Vi	Input voltage		-1~7	V
Vo	Output voltage		-1~7	V
Io	Output current		50	mA
Pd	Power dissipation	Ta=25°C	1000	mW
Topr	Operating temperature		0~70	°C
Tstg	Storage temperature		-65~150	°C

RECOMMENDED OPERATING CONDITIONS (Ta=0~70°C, unless otherwise noted) (Note 1)

Symbol	Parameter	Limits			Unit
		Min	Nom	Max	
Vcc	Supply voltage	4.5	5	5.5	V
Vss	Supply voltage	0	0	0	V
ViH	High-level input voltage, all inputs	2.4		6.0	V
ViL	DQ1~4	-1.0		0.8	V
	others	-2.0		0.8	V

Note 1 : All voltage values are with respect to Vss.

ELECTRICAL CHARACTERISTICS (Ta=0~70°C, Vcc= 5V±10%, Vss=0V, unless otherwise noted) (Note 2)

Symbol	Parameter	Test conditions			Limits			Unit
		Min	Typ	Max	Min	Typ	Max	
VOH	High-level output voltage	I _{OH} =-5mA			2.4		Vcc	V
VOL	Low-level output voltage	I _{OL} = 4.2mA			0		0.4	V
I _{OZ}	Off-state output current	Q floating 0V V _{OUT} 5.5V			-10		10	μA
I _I	Input current	0V V _{IN} +6.5V, Other inputs pins=0V			-10		10	μA
ICC1 (AV)	Average supply current from Vcc, operating (Note 3,4,5)	M5M44405C-5,-5S	RAS, CAS cycling trc=twc=min. output open			125	mA	
		M5M44405C-6,-6S				100		
		M5M44405C-7,-7S				85		
ICC2 (AV)	Supply current from Vcc , stand-by (Note 6)	M5M44405C	RAS=CAS=ViH, output open			2	mA	
		M5M44405C(S)	RAS=CAS Vcc-0.5V output open			1		
						0.1		
ICC3 (AV)	Average supply current from Vcc, refreshing (Note 3,5)	M5M44405C-5,-5S	RAS cycling, CAS= ViH trc=min. output open			125	mA	
		M5M44405C-6,-6S				100		
		M5M44405C-7,-7S				85		
ICC4(AV)	Average supply current from Vcc, Hyper-Page-Mode (Note 3,4,5)	M5M44405C-5,-5S	RAS=ViL, CAS cycling tpc=min. output open			125	mA	
		M5M44405C-6,-6S				100		
		M5M44405C-7,-7S				85		
ICC6(AV)	Average supply current from Vcc, CAS before RAS refresh mode (Mote 3)	M5M44405C-5,-5S	CAS before RAS refresh cycling trc=min. output open			105	mA	
		M5M44405C-6,-6S				85		
		M5M44405C-7,-7S				75		
ICC8(AV)	Average supply current from Vcc, Extended-Refresh cycle (Note 6)	RAS cycling CAS 0.2V or CAS before RAS refresh cycling RAS 0.2V or VCC-0.2V CAS 0.2V or VCC-0.2V W 0.2V(Except for RAS falling edge) or VCC-0.2V OE 0.2V or VCC-0.2V A0~A9 0.2V or VCC-0.2V, DQ=open trc=125μs, tRAS=tRAS min~1μs				120	μA	
		RAS=CAS 0.2V output open						
ICC9(AV)	Average supply current from Vcc, Self-Refresh cycle (Note 6)	M5M44405C(S)	RAS=CAS 0.2V output open				120	μA

Note 2 : Current flowing into an IC is positive, out is negative.

3 : ICC1(AV), ICC3 (AV), ICC4(AV) and ICC6(AV) are dependent on cycle rate. Maximum current is measured at the fastest cycle rate.

4 : ICC1(AV) and ICC4(AV) are dependent on output loading. Specified values are obtained with the output open.

5 : Column Address can be changed once or less while RAS=ViL and CAS=ViH.

MITSUBISHI LSIs
M5M44405CJ,TP-5,-6,-7,-5S,-6S,-7S

EDO (HYPER PAGE MODE) 4194304-BIT (1048576-WORD BY 4-BIT) DYNAMIC RAM

CAPACITANCE ($T_a=0\sim70^\circ C$, $V_{CC}=5V\pm10\%$, $V_{SS}=0V$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
Cl (A)	Input capacitance, address inputs	$V_i=V_{SS}$ $f=1MHz$ $V_i=25mVrms$			5	pF
Cl (CLK)	Input capacitance, clock inputs				7	pF
Cl / O	Input/Output capacitance, data ports				7	pF

SWITCHING CHARACTERISTICS ($T_a=0\sim70^\circ C$, $V_{CC}=5V\pm10\%$, $V_{SS}=0V$, unless otherwise noted, see notes 6,14,15)

Symbol	Parameter	Limits						Unit	
		M5M44405C-5,-5S		M5M44405C-6,-6S		M5M44405C-7,-7S			
		Min	Max	Min	Max	Min	Max		
tCAC	Access time from \overline{CAS} (Note 7,8)		13		15		20	ns	
trAC	Access time from \overline{RAS} (Note 7,9)		50		60		70	ns	
tAA	Column address access time (Note 7,10)		25		30		35	ns	
tCPA	Access time from \overline{CAS} precharge (Note 7,11)		28		33		38	ns	
toEA	Access time from \overline{OE} (Note 7)		13		15		20	ns	
toHC	Output hold time from \overline{CAS}	5		5		5		ns	
toHR	Output hold time from \overline{RAS} (Note 13)	5		5		5		ns	
tCLZ	Output low impedance time from \overline{CAS} low (Note 7)	5		5		5		ns	
toEZ	Output disable time after \overline{OE} high (Note 12)		13		15		20	ns	
tWEZ	Output disable time after \overline{WE} high (Note 12)		13		15		20	ns	
toFF	Output disable time after \overline{CAS} high (Note 12,13)		13		15		20	ns	
tREZ	Output disable time after \overline{RAS} high (Note 12,13)		13		15		20	ns	

Note 6 : An initial pause of 200 μs is required after power-up followed by a minimum of eight initialization cycles (\overline{RAS} only refresh or \overline{CAS} before \overline{RAS} refresh cycles).

Note the \overline{RAS} may be cycled during the initial pause . And eight initialization cycles are required after prolonged periods (greater than tREF(max)) of \overline{RAS} inactivity before proper device operation is achieved.

7 : Measured with a load circuit equivalent to 2TTL and 100pF.

The reference levels for measuring of output signals are 2.0V(VOH) and 0.8V(VOL).

8 : Assumes that trCD trCD(max) and tASC tASC(max) and tCP tCP(max).

9 : Assumes that trCD trCD(max) and tRAD tRAD(max). If trCD or tRAD is greater than the maximum recommended value shown in this table, trAC will increase by amount that trCD exceeds the value shown.

10 : Assumes that tRAD tRAD(max) and tASC tASC(max).

11 : Assumes that tCP tCP(max) and tASC tASC(max).

12 : tOEZ(max), tWEZ(max), tOFF(max) and tREZ(max) defines the time at which the output achieves the high impedance state ($|I_{OUT}| \leq 10\mu A$) and is not reference to VOH(min) or VOL(max).

13 : Output is disabled after both RAS and \overline{CAS} go to high.

MITSUBISHI LSIs
M5M44405CJ,TP-5,-6,-7,-5S,-6S,-7S

EDO (HYPER PAGE MODE) 4194304-BIT (1048576-WORD BY 4-BIT) DYNAMIC RAM

TIMING REQUIREMENTS (For Read, Write, Read-Modify-Write, Refresh, and Hyper-Page Mode Cycles)

(Ta=0~70°C, Vcc=5V±10%, Vss=0V, unless otherwise noted, see notes 14,15)

Symbol	Parameter	Limits						Unit	
		M5M44405C-5,-5S		M5M44405C-6,-6S		M5M44405C-7,-7S			
		Min	Max	Min	Max	Min	Max		
tREF	Refresh cycle time		16.4		16.4		16.4	ms	
tREF	Refresh cycle time *		128		128		128	ms	
tRP	RAS high pulse width	30		40		50		ns	
tRCD	Delay time, RAS low to CAS low (Note 16)	18	37	20	45	20	50	ns	
tCRP	Delay time, CAS high to RAS low	5		5		5		ns	
tRPC	Delay time, RAS high to CAS low	0		0		0		ns	
tCPN	CAS high pulse width	8		10		13		ns	
tRAD	Column address delay time from RAS low (Note 17)	13	25	15	30	15	35	ns	
tASR	Row address setup time before RAS low	0		0		0		ns	
tASC	Column address setup time before CAS low (Note 18)	0	10	0	13	0	13	ns	
tRAH	Row address hold time after RAS low	8		10		10		ns	
tCAH	Column address hold time after CAS low	8		10		10		ns	
tdZC	Delay time, data to CAS low (Note 19)	0		0		0		ns	
tdZO	Delay time, data to OE low (Note 19)	0		0		0		ns	
tRDD	Delay time, RAS high to data (Note 20)	13		15		20		ns	
tCDD	Delay time, CAS high to data (Note 20)	13		15		20		ns	
tODD	Delay time, OE high to data (Note 20)	13		15		20		ns	
tt	Transition time (Note 21)	1	50	1	50	1	50	ns	

Note 14 : The timing requirements are assumed tt=2ns.

15 : VIH(min) and VIL(max) are reference levels for measuring timing of input signals.

16 : tRCD(max) is specified as a reference point only. If tRCD is less than tRCD(max), access time is tRAC. If tRCD is greater than tRCD(max), access time is controlled exclusively by tCAC or tAA.

17 : tRAD(max) is specified as a reference point only. If tRAD > tRAD(max) and tASC > tASC(max), access time is controlled exclusively by tAA.

18 : tASC(max) is specified as a reference point only. If tRCD > tRCD(max) and tASC > tASC(max), access time is controlled exclusively by tCAC.

19 : Either tdZC or tdZO must be satisfied.

20 : Either tRDD or tCDD or tODD must be satisfied.

21 : tt is measured between VIH(min) and VIL(max).

Read and Refresh Cycles

Symbol	Parameter	Limits						Unit	
		M5M44405C-5,-5S		M5M44405C-6,-6S		M5M44405C-7,-7S			
		Min	Max	Min	Max	Min	Max		
tRC	Read cycle time	90		110		130		ns	
tRAS	RAS low pulse width	50	10000	60	10000	70	10000	ns	
tCAS	CAS low pulse width	8	10000	10	10000	13	10000	ns	
tCSH	CAS hold time after RAS low	40		48		55		ns	
tRSH	RAS hold time after CAS low	13		15		20		ns	
trcs	Read Setup time before CAS low	0		0		0		ns	
trch	Read hold time after CAS high (Note 22)	0		0		0		ns	
trrh	Read hold time after RAS high (Note 22)	0		0		0		ns	
tral	Column address to RAS hold time	25		30		35		ns	
tcal	Column address to CAS hold time	13		18		23		ns	
torh	RAS hold time after OE low	13		15		20		ns	
toch	CAS hold time after OE low	13		15		20		ns	

Note 22 : Either trch or trrh must be satisfied for a read cycle.

MITSUBISHI LSIs
M5M44405CJ,TP-5,-6,-7,-5S,-6S,-7S

EDO (HYPER PAGE MODE) 4194304-BIT (1048576-WORD BY 4-BIT) DYNAMIC RAM

Write Cycle (Early Write and Delayed Write)

Symbol	Parameter	Limits						Unit	
		M5M44405C-5,-5S		M5M44405C-6,-6S		M5M44405C-7,-7S			
		Min	Max	Min	Max	Min	Max		
tWC	Write cycle time	90		110		130		ns	
tRAS	RAS low pulse width	50	10000	60	10000	70	10000	ns	
tCAS	CAS low pulse width	8	10000	10	10000	13	10000	ns	
tCSH	CAS hold time after RAS low	40		48		55		ns	
tRSH	RAS hold time after CAS low	13		15		20		ns	
tWCS	Write setup time before CAS low	0		0		0		ns	
tWCH	Write hold time after CAS low	8		10		13		ns	
tCWL	CAS hold time after W low	8		10		13		ns	
tRWL	RAS hold time after W low	8		10		13		ns	
tWP	Write pulse width	8		10		13		ns	
tDS	Data setup time before CAS low or W low	0		0		0		ns	
tDH	Data hold time after CAS low or W low	8		10		13		ns	

Read-Write and Read-Modify-Write Cycles

Symbol	Parameter	Limits						Unit	
		M5M44405C-5,-5S		M5M44405C-6,-6S		M5M44405C-7,-7S			
		Min	Max	Min	Max	Min	Max		
tRWC	Read write/read modify write cycle time	(Note 23)	109		133		161		ns
tRAS	RAS low pulse width		75	10000	89	10000	107	10000	ns
tCAS	CAS low pulse width		38	10000	44	10000	57	10000	ns
tCSH	CAS hold time after RAS low		75		89		107		ns
tRSH	RAS hold time after CAS low		38		44		57		ns
tRCS	Read setup time before CAS low		0		0		0		ns
tCWD	Delay time, CAS low to W low	(Note 24)	28		32		42		ns
tRWD	Delay time, RAS low to W low	(Note 24)	65		77		92		ns
tAWD	Delay time, address to W low	(Note 24)	40		47		57		ns
tOEH	OE hold time after W low		13		15		20		ns

Note 23 : tRWC is specified as tRWC(min)=tRAC(max)+tODD(min)+tRWL(min)+tRP(min)+4T.

24 : twcs, tcwd, trwd and tawd, tcpwd are specified as reference points only. If twcs > twcs(min) the cycle is an early write cycle and the DQ pins will remain high impedance throughout the entire cycle. If tcwd > tcwd(min), trwd > trwd(min), tawd > tawd(min) and tcpwd > tcpwd(min) (for fast page mode cycle only), the cycle is a read-modify-write cycle and the DQ will contain the data read from the selected address. If neither of the above condition (delayed write) of the DQ (at access time and until CAS or OE goes back to VIH) is indeterminate.

EDO (HYPER PAGE MODE) 4194304-BIT (1048576-WORD BY 4-BIT) DYNAMIC RAM**Hyper page Mode Cycle**(Read, Early Write, Read-Write, Read-Modify-Write Cycle, Read Write Mix Cycle, Hi-Z control by \overline{OE} or \overline{W}) (Note 25)

Symbol	Parameter	Limits						Unit	
		M5M44405C-5,-5S		M5M44405C-6,-6S		M5M44405C-7,-7S			
		Min	Max	Min	Max	Min	Max		
tHPC	Hyper page mode read/write cycle time (Note 26)	20		25		30		ns	
tHPRWC	Hyper Page Mode read write/read modify write cycle time	57		66		79		ns	
tDOH	Output hold time from \overline{CAS} low	5		5		5		ns	
tRAS	RAS low pulse width for read or write cycle (Note 27)	65	100000	77	100000	92	100000	ns	
tCP	CAS high pulse width (Note 28)	8	13	10	16	13	16	ns	
tCPRH	RAS hold time after CAS precharge	28		33		38		ns	
tCPWD	Delay time, \overline{CAS} precharge to \overline{W} low (Note 24)	43		50		60		ns	
tCHOL	Hold time to maintain the data Hi-Z until \overline{CAS} access	7		7		7		ns	
TOEPE	\overline{OE} Pulse Width (Hi-Z control)	7		7		7		ns	
tWPE	\overline{W} Pulse Width (Hi-Z control)	7		7		7		ns	
tHCWD	Delay time, CAS low to \overline{W} low after read	28		32		42		ns	
tHAWD	Delay time, Address to \overline{W} low after read	40		47		57		ns	
tHPWD	Delay time, \overline{CAS} precharge to \overline{W} low after read	43		50		60		ns	
tHCOD	Delay time, \overline{CAS} low to \overline{OE} high after read	13		15		20		ns	
tHAOD	Delay time, Address to \overline{OE} high after read	25		30		35		ns	
tHPOD	Delay time, \overline{CAS} precharge to \overline{OE} high after read	28		33		38		ns	

Note 25 : All previously specified timing requirements and switching characteristics are applicable to their respective Hyper page mode cycle.

26 : tHPC(min) is specified in the case of read-only and early write-only in Hyper Page Mode.

27 : tRAS(min) is specified as two cycles of CAS input are performed.

28 : tCP(max) is specified as a reference point only.

CAS before RAS Refresh Cycle (Note 29)

Symbol	Parameter	Limits						Unit	
		M5M44405C-5,-5S		M5M44405C-6,-6S		M5M44405C-7,-7S			
		Min	Max	Min	Max	Min	Max		
tCSR	CAS setup time before \overline{RAS} low	5		5		5		ns	
tCHR	\overline{CAS} hold time after \overline{RAS} low	10		10		15		ns	
tRSR	Read setup time before \overline{RAS} low	10		10		10		ns	
tRHR	Read hold time after \overline{RAS} low	10		10		15		ns	
tCAS	\overline{CAS} low pulse width	17		17		22		ns	

Note 29 : Eight or more \overline{CAS} before \overline{RAS} cycles instead of eight RAS cycles are necessary for proper operation of CAS before \overline{RAS} refresh mode.**Self Refresh Cycle *** (Note 30)

Symbol	Parameter	Limits						Unit	
		M5M44405C-5,-5S		M5M44405C-6,-6S		M5M44405C-7,-7S			
		Min	Max	Min	Max	Min	Max		
trASS	CBR self refresh \overline{RAS} low pulse width	100		100		100		ns	
trPS	CBR self refresh \overline{RAS} high precharge time	90		110		130		ns	
tchs	CBR self refresh CAS hold time	- 50		- 50		- 50		ns	
tRSR	Read setup time before \overline{RAS} low	10		10		10		ns	
tRHR	Read hold time after \overline{RAS} low	10		10		15		ns	

M5M44405CJ,TP-5,-6,-7,-5S,-6S,-7S**EDO (HYPER PAGE MODE) 4194304-BIT (1048576-WORD BY 4-BIT) DYNAMIC RAM****Test Mode Specification** (Note 31)**ELECTRICAL CHARACTERISTICS** ($T_a=0\sim70^\circ C$, $V_{cc}=5V\pm10\%$, $V_{ss}=0V$, unless otherwise noted) (Note 2)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
ICC1(AV)	Average supply current from V_{cc} , operating (Note 3,4,5)	M5M44405C-5,-5S M5M44405C-6,-6S M5M44405C-7,-7S	RAS, \overline{CAS} cycling $t_{RC}=t_{WC}=\text{min.}$ output open		145	mA
					115	
					100	
ICC3(AV)	Average supply current from V_{cc} , refreshing (Note 3,5)	M5M44405C-5,-5S M5M44405C-6,-6S M5M44405C-7,-7S	RAS cycling, $\overline{CAS}=V_{IH}$ $t_{RC}=\text{min.}$ output open		145	mA
					115	
					100	
ICC4(AV)	Average supply current from V_{cc} , Hyper-Page-Mode (Note 3,4,5)	M5M44405C-5,-5S M5M44405C-6,-6S M5M44405C-7,-7S	$\overline{RAS}=V_{IL}$, \overline{CAS} cycling $t_{PC}=\text{min.}$ output open		145	mA
					115	
					100	
ICC6(AV)	Average supply current from V_{cc} , \overline{CAS} before RAS refresh mode (Note 3)	M5M44405C-5,-5S M5M44405C-6,-6S M5M44405C-7,-7S	\overline{CAS} before RAS refresh cycling $t_{RC}=\text{min.}$ output open		120	mA
					100	
					85	

Note 31 : All previously specified electrical characteristics, switching characteristics, and timing requirements are applicable to that of test mode.

SWITCHING CHARACTERISTICS ($T_a=0\sim70^\circ C$, $V_{cc}=5V\pm10\%$, $V_{ss}=0V$, unless otherwise noted, see notes 6,14,15)

Symbol	Parameter	Limits						Unit	
		M5M44405C-5,-5S		M5M44405C-6,-6S		M5M44405C-7,-7S			
		Min	Max	Min	Max	Min	Max		
tcAC	Access time from \overline{CAS} (Note 7,8)		18		20		25	ns	
tRAC	Access time from \overline{RAS} (Note 7,9)		55		65		75	ns	
tAA	Column address access time (Note 7,10)		30		35		40	ns	
tCPA	Access time from \overline{CAS} precharge (Note 7,11)		33		38		43	ns	
toEA	Access time from \overline{OE} (Note 7)		18		20		25	ns	

TIMING REQUIREMENTS ($T_a=0\sim70^\circ C$, $V_{cc}=5V\pm10\%$, $V_{ss}=0V$, unless otherwise noted, see notes 14,15)**Read and Refresh Cycles**

Symbol	Parameter	Limits						Unit	
		M5M44405C-5,-5S		M5M44405C-6,-6S		M5M44405C-7,-7S			
		Min	Max	Min	Max	Min	Max		
trc	Read cycle time	95		115		135		ns	
trAS	RAS low pulse width	55	10000	65	10000	75	10000	ns	
tcAS	CAS low pulse width	13	10000	15	10000	18	10000	ns	
tCSH	CAS hold time after \overline{RAS} low	45		53		60		ns	
trSH	RAS hold time after CAS low	18		20		25		ns	
tRAL	Column address to RAS hold time	30		35		40		ns	
tcAL	Column address to \overline{CAS} hold time	18		23		28		ns	
torH	RAS hold time after \overline{OE} low	18		20		25		ns	
toCH	CAS hold time after \overline{OE} low	18		20		25		ns	

Read-Write and Read-Modify-Write Cycles

Symbol	Parameter	Limits						Unit	
		M5M44405C-5,-5S		M5M44405C-6,-6S		M5M44405C-7,-7S			
		Min	Max	Min	Max	Min	Max		
trWC	Read write/read modify write cycle time (Note 23)	114		138		166		ns	
trAS	RAS low pulse width	80	10000	94	10000	112	10000	ns	
tcAS	CAS low pulse width	43	10000	49	10000	62	10000	ns	
tCSH	\overline{CAS} hold time after \overline{RAS} low	80		94		112		ns	
trSH	RAS hold time after \overline{CAS} low	43		49		62		ns	
tcWD	Delay time, \overline{CAS} low to \overline{W} low (Note 24)	33		37		47		ns	
trWD	Delay time, \overline{RAS} low to \overline{W} low (Note 24)	70		82		97		ns	
tAWD	Delay time, address to \overline{W} low (Note 24)	45		52		62		ns	

MITSUBISHI LSIs
M5M44405CJ,TP-5,-6,-7,-5S,-6S,-7S

EDO (HYPER PAGE MODE) 4194304-BIT (1048576-WORD BY 4-BIT) DYNAMIC RAM

Hyper page Mode Cycle

(Read, Early Write, Read-Write, Read-Modify-Write Cycle, Read Write Mix Cycle, Hi-Z control by \overline{OE} or \overline{W}) (Note 25)


Symbol	Parameter	Limits						Unit	
		M5M44405C-5,-5S		M5M44405C-6,-6S		M5M44405C-7,-7S			
		Min	Max	Min	Max	Min	Max		
tHPC	Hyper page mode read/write cycle time (Note 26)	25		30		35		ns	
tHPRWC	Hyper Page Mode read write/read modify write cycle time	62		71		84		ns	
tRAS	RAS low pulse width for read or write cycle (Note 27)	70	100000	82	100000	97	100000	ns	
tCPRH	RAS hold time after \overline{CAS} precharge	33		38		43		ns	
tCPWD	Delay time, \overline{CAS} precharge to \overline{W} low (Note 24)	48		55		65		ns	
tHCWD	Delay time, CAS low to \overline{W} low after read	33		37		47		ns	
tHAWD	Delay time, Address to \overline{W} low after read	45		52		62		ns	
tHPWD	Delay time, CAS precharge to \overline{W} low after read	48		55		65		ns	
tHCOD	Delay time, CAS low to \overline{OE} high after read	18		20		25		ns	
tHAOD	Delay time, Address to \overline{OE} high after read	30		35		40		ns	
tHPOD	Delay time, \overline{CAS} precharge to \overline{OE} high after read	33		38		43		ns	

Test Mode Set Cycle

Symbol	Parameter	Limits						Unit	
		M5M44405C-5,-5S		M5M44405C-6,-6S		M5M44405C-7,-7S			
		Min	Max	Min	Max	Min	Max		
tWSR	Write setup time before \overline{RAS} low	10		10		10		ns	
tWHR	Write hold time after \overline{RAS} low	10		10		15		ns	

EDO (HYPER PAGE MODE) 4194304-BIT (1048576-WORD BY 4-BIT) DYNAMIC RAM

Timing Diagram (Note 32)
Read Cycle




Note 32

Indicates the don't care input.
 $V_{IH(min)}$ V_{IN} $V_{IH(max)}$ or $V_{IL(min)}$ V_{IN} $V_{IL(max)}$

Indicates the invalid output.


EDO (HYPER PAGE MODE) 4194304-BIT (1048576-WORD BY 4-BIT) DYNAMIC RAM

Early Write Cycle




EDO (HYPER PAGE MODE) 4194304-BIT (1048576-WORD BY 4-BIT) DYNAMIC RAM

Delayed Write Cycle




EDO (HYPER PAGE MODE) 4194304-BIT (1048576-WORD BY 4-BIT) DYNAMIC RAM

Read-Write, Read-Modify-Write Cycle




EDO (HYPER PAGE MODE) 4194304-BIT (1048576-WORD BY 4-BIT) DYNAMIC RAM

Hyper Page Mode Read Cycle




EDO (HYPER PAGE MODE) 4194304-BIT (1048576-WORD BY 4-BIT) DYNAMIC RAM

Hyper Page Mode Early Write Cycle




EDO (HYPER PAGE MODE) 4194304-BIT (1048576-WORD BY 4-BIT) DYNAMIC RAM

Hyper Page Mode Read-Write, Read-Modify-Write Cycle




EDO (HYPER PAGE MODE) 4194304-BIT (1048576-WORD BY 4-BIT) DYNAMIC RAM

Hyper Page Mode Mix Cycle (1)




EDO (HYPER PAGE MODE) 4194304-BIT (1048576-WORD BY 4-BIT) DYNAMIC RAM

Hyper Page Mode Mix Cycle (2)




EDO (HYPER PAGE MODE) 4194304-BIT (1048576-WORD BY 4-BIT) DYNAMIC RAM

Hyper Page Mode Read Cycle (Hi-Z control by OE)




EDO (HYPER PAGE MODE) 4194304-BIT (1048576-WORD BY 4-BIT) DYNAMIC RAM

Hyper Page Mode Read Cycle (Hi-Z control by W)




EDO (HYPER PAGE MODE) 4194304-BIT (1048576-WORD BY 4-BIT) DYNAMIC RAM

RAS-only Refresh Cycle




EDO (HYPER PAGE MODE) 4194304-BIT (1048576-WORD BY 4-BIT) DYNAMIC RAM

CAS before RAS Refresh Cycle, Extended Refresh Cycle *



EDO (HYPER PAGE MODE) 4194304-BIT (1048576-WORD BY 4-BIT) DYNAMIC RAM


Hidden Refresh Cycle (Read) (Note 33)



Note 33 : Early write, delayed write, read write or read modify write cycle is applicable instead of read cycle.
Timing requirements and output state are the same as that of each cycle shown above.


EDO (HYPER PAGE MODE) 4194304-BIT (1048576-WORD BY 4-BIT) DYNAMIC RAM

Self Refresh Cycle *(Note 30)



EDO (HYPER PAGE MODE) 4194304-BIT (1048576-WORD BY 4-BIT) DYNAMIC RAM

Test Mode Set Cycle (Note 34)



Note 34 : The cycle is also available for initialization cycle, but in this case device enters test mode.

The test mode function is initiated with a W and CAS before RAS cycle(WCBR cycle) as specified above timing diagram.

The test mode function is terminated by either a CAS before RAS(CBR) refresh or a RAS only refresh cycle.

During the test mode, the device is internally organized as 4-bits wide (256-kilobytes deep) for each DQ (input/output) port.

No addressing of A₀,A₁(column only) is required.

During a write cycle, data on the each DQ (input) pin is written in parallel into all 4-bits for each DQ port and can be written independently for each DQ port.

During a read cycle, the each DQ (output) pin indicates independently a HIGH state if all 4-bits are equal, and a LOW state if any bits differ.

During the test mode operation, a WCBR cycle is used to perform refresh.

EDO (HYPER PAGE MODE) 4194304-BIT (1048576-WORD BY 4-BIT) DYNAMIC RAM

Note 30 : Self refresh sequence

Two refreshing methods should be used properly depending on the low pulse width(t_{RASS}) of \overline{RAS} signal during self refresh period.

1. Distributed refresh during Read/Write operation

(A) Timing Diagram





Table 2

Read/Write Cycle	Read/Write → Self Refresh	Self Refresh → Read/Write
CBR distributed refresh	$t_{NSD} 125\mu s$	$t_{SND} 125\mu s$
RAS only distributed refresh	$t_{NSD} 16\mu s$	$t_{SND} 16\mu s$

(B) Definition of distributed refresh



Definition of CBR distributed refresh

(Including extended refresh)

The CBR distributed refresh performs more than 1024 constant period ($125\mu s$ max.) CBR cycles within 128ms.

Definition of RAS only distributed refresh

All combinations of nine row address signals ($A_0 \sim A_8$) are selected during 1024 constant period ($16\mu s$ max.) \overline{RAS} only refresh cycles within 16.4ms.

Note:

Hidden refresh may be used instead of CBR refresh.

$\overline{RAS}/\overline{CAS}$ refresh may be used instead of \overline{RAS} only refresh.

1.1 CBR distributed refresh

• Switching from read/write operation to self refresh operation.

The time interval from the falling edge of \overline{RAS} signal in the last CBR refresh cycle during read/write operation period to the falling edge of \overline{RAS} signal at the start of self refresh operation should be set within t_{NSD} (shown in table 2).

- Switching from self refresh operation to read/write operation. The time interval from the rising edge of \overline{RAS} signal at the end of self refresh operation to the falling edge of \overline{RAS} signal in the first CBR refresh cycle during read/write operation period should be set within t_{SND} (shown in table 2)

1.2 \overline{RAS} only distributed refresh

• Switching from read/write operation to self refresh operation.

The time interval t_{NSD} from the falling edge of \overline{RAS} signal in the last \overline{RAS} only refresh cycle during read/write operation period to the falling edge of \overline{RAS} signal at the start of self refresh operation should be set within $16\mu s$.

• Switching from self refresh operation to read/write operation.

The time interval t_{SND} from the rising edge of \overline{RAS} signal at the end of self refresh operation to the falling edge of \overline{RAS} signal in the first CBR refresh cycle during read/write operation period should be set within $16\mu s$.

EDO (HYPER PAGE MODE) 4194304-BIT (1048576-WORD BY 4-BIT) DYNAMIC RAM

2. Burst refresh during Read/Write operation

(A) Timing diagram





Table 3

Read/Write Cycle	Read/Write → Self Refresh	Self Refresh → Read/Write
CBR burst refresh	tNSB 16.4ms	tSNB 16.4ms
RAS only burst refresh	tNSB+tSNB 16.4ms	

(B) Definition of burst refresh



Definition of CBR burst refresh

The CBR burst refresh performs more than 1024 continuous CBR cycles within 16.4ms.

Definition of RAS only burst refresh

All combination of nine row address signals (A₀~A₉) are selected during 1024 continuous RAS only refresh cycles within 16.4ms.

2.1 CBR burst refresh

- Switching from read/write operation to self refresh operation.

The time interval ns from the falling edge of RAS signal in the first CBR refresh cycle during read/write operation period to the falling edge of RAS signal at the start of self refresh operation should be set within 16.4ms.

- Switching from self refresh operation to read/write operation.

The time interval snob from the rising edge of RAS signal at the end of self refresh operation to the falling edge of RAS signal in the last CBR refresh cycle during read/write operation period should be set within 16.4ms.

2.2 RAS only burst refresh

- Switching from read/write operation to self refresh operation.

The time interval from the falling edge of RAS signal in the first RAS only refresh cycle during read/write operation period to the falling edge of RAS signal at the start of self refresh operation should be set within tNSB (Shown in table 3).

- Switching from self refresh operation to read/write operation.

The time interval from the rising edge of RAS signal at the end of self refresh operation to the falling edge of RAS signal in the last RAS only refresh cycle during read/write operation period should be set within tSNB (shown in table 3).