## DATA SHEET

## UMA1005T <br> Dual low-power frequency synthesizer

Preliminary specification
Supersedes data of September 1992
File under Integrated Circuits, IC03

PHILIPS

## Dual low-power frequency synthesizer

## FEATURES

- Fast locking by 'Fractional-N' divider
- Auxiliary synthesizer
- Digital phase comparator with proportional and integral charge pump output
- High-speed serial input
- Low-power consumption
- Programmable charge pump currents
- Supply voltage range 2.9 to 5.5 V .


## APPLICATIONS

- Mobile telephony
- Portable battery-powered radio equipment.


## GENERAL DESCRIPTION

The UMA1005T is a low-power, high-performance dual frequency synthesizer fabricated in CMOS technology. Fractional-N division with selectable modulo 5 or 8 is implemented in the main synthesizer.

The detectors and charge pumps are designated to achieve 10 to 5000 kHz channel spacing using fractional-N decreases the channel spacing by a factor 5 or 8 . Together with an external standard 2,3 or 4 ratio prescaler the main synthesizer can operate in the GHz frequency range.

Channel selection and programming is realized by a high-speed 3 -wire serial interface.

## ORDERING INFORMATION

| TYPE NUMBER | PACKAGE |  |  |
| :---: | :---: | :---: | :---: |
|  | NAME | DESCRIPTION | VERSION |
| UMA1005T | SSOP20 | plastic shrink small outline package; 20 leads; body width 4.4 mm | SOT266-1 |

## BLOCK DIAGRAM



Fig. 1 Block diagram.

## Dual low-power frequency synthesizer

PINNING

| SYMBOL | PIN | DESCRIPTION |
| :---: | :---: | :---: |
| $V_{\text {DDD }}$ | 1 | digital supply voltage |
| INM1 | 2 | main divider positive input; rising edge active |
| INM2 | 3 | main divider negative input; falling edge active |
| DATA | 4 | serial data input line |
| CLOCK | 5 | serial clock input line |
| STROBE | 6 | serial strobe input line |
| INR | 7 | reference divider input line; rising edge active |
| INA | 8 | auxiliary divider input line; rising edge active |
| RA | 9 | auxiliary current setting; resistor to $\mathrm{V}_{\text {SS }}$ |
| PHA | 10 | auxiliary phase detector output |
| PHI | 11 | integral phase detector output |
| $\mathrm{V}_{\text {SSA }}$ | 12 | analog ground; internally connected to $\mathrm{V}_{\mathrm{SS}}$ |
| PHP | 13 | proportional phase detector output |
| $V_{\text {DDA }}$ | 14 | analog supply voltage |
| RN | 15 | main current setting input; resistor to $\mathrm{V}_{\mathrm{SS}}$ |
| RF | 16 | fractional compensation current setting input; resistor to $\mathrm{V}_{\mathrm{SS}}$ |
| LOCK | 17 | lock detector output |
| FB1 | 18 | feedback output 1 for prescaler modulus control |
| FB2 | 19 | feedback output 2 for prescaler modulus control |
| $\mathrm{V}_{\text {SS }}$ | 20 | common ground connection |



Fig. 2 Pin configuration.

## FUNCTIONAL DESCRIPTION

## Serial programming input

The serial input is a 3 -wire input (CLOCK, STROBE and DATA) to program all counter ratios, DACs, selection and enable bits. The programming data is structured into 24 or 32 -bit words. Each word includes 1 or 4 address bits. Figure 3 shows the timing diagram of the serial input. When the STROBE = LOW, the clock driver is enabled and on the positive edges of the CLOCK the signal on the DATA input is clocked into a shift register. When the STROBE $=$ HIGH, the clock is disabled and the data in the shift register remains stable. Depending on the
1 or 4 address bits the data is latched into different working registers or temporary registers. In order to fully program the synthesizer, 4 words must be sent:

1. D word.
2. C word.
3. B word.
4. A word.

Figure 4 shows the format and the contents of each word. The E word is for testing purposes only. The E (test) word
is reset when programming the $D$ word. The data for NM4, CN and PR is stored by the $B$ word temporary registers. When the A word is loaded, the data of these temporary registers is loaded together with the A word into the work registers which avoids false temporary main divider input. CN is only loaded from the temporary registers when a short 24-bit A0 word is used. CN will be directly loaded by programming a long 32-bit A1 word. The flag LONG in the D word determines whether A0 $(\mathrm{LONG}=0)$ or A1 (LONG = 1) format is applicable.
The A word contains new data for the main divider. The A word is loaded only when a main divider synchronization signal is also active, to avoid phase jumps when reprogramming the main divider. The synchronization signal is generated by the main divider. It disables the loading of the A word each main divider cycle during maximum 300 main divider input cycles. To make sure that the A word will be correctly loaded the STROBE signal must be HIGH for at least 300 main divider input cycles. Programming the A word also means that the main charge pumps on outputs PHP and PHI are set into the speed-up mode as long as the STROBE remains HIGH.


Fig. 3 Serial input timing sequence.


Table 1 Description of symbols used in Fig. 4

| SYMBOL | BITS ${ }^{(1)}$ | FUNCTION |
| :---: | :---: | :---: |
| NM1 | 12 | number of main divider cycles when prescaler is programmed in ratio R1 (FB1 = 1; FB2 = 0); note 2 |
| NM2 | 8 if $\mathrm{PR}=01$ | number of main divider cycles when prescaler is programmed in ratio R2 (FB1 = 0; FB2 = 0); note 2 |
|  | 4 if $\mathrm{PR} \neq 01$ |  |
| NM3 | 4 if $P R=1 X$ | number of main divider cycles when prescaler is programmed in ratio R3 (FB1 = 0; FB2 = 1); note 2 |
| NM4 | 4 if $\mathrm{PR}=11$ or 00 | number of main divider cycles when prescaler is programmed in ratio R4 (FB1 = 1; FB2 = 1); note 2 |
| PR | 2 | $\begin{aligned} & \text { prescaler type in use: } \\ & \begin{aligned} & P R=01 ; \text { modulus } 2 \text { prescaler } \\ & P R=10 ; \text { modulus } 3 \text { prescaler } \\ & P R=11 ; \text { modulus } 4 \text { prescaler } \\ & P R=00 ; \text { modulus } 4 \text { prescaler (inhibit ratio } 3 \text { ) } \\ & \hline \end{aligned} \\ & \hline \end{aligned}$ |
| NF | 3 | fractional-N increment |
| FMOD | 1 | fraction- N modulus selection flag: $\begin{aligned} & 1=\text { modulo } 8 \\ & 0=\text { modulo } 5 \end{aligned}$ |
| LONG | 1 | A word format selection flag: $0=24 \text {-bit A0 format }$ $1 \text { = 32-bit A1 format }$ |
| CN | 8 | binary current setting factor for main charge pumps |
| CL | 2 | binary acceleration factor for proportional charge pump current |
| CK | 4 | binary acceleration factor for integral charge pump current |
| EM | 1 | main divider enable flag |
| EA | 1 | auxiliary divider enable flag |
| SM | 2 | reference select for main phase detector |
| SA | 2 | reference select for auxiliary phase detector |
| NR | 9 | reference divider ratio |
| NA | 9 | auxiliary divider ratio |
| PA | 1 | auxiliary prescaler mode: <br> PA $=0$; divide-by-4 <br> $P A=1$; divide-by-1 |

## Notes

1. $X=$ don't care.
2. Not including reset cycles and fractional-N effects.

## Auxiliary variable divider

The input signal on INA is amplified to a logic level by a single ended input buffer, which accepts LOW level AC coupled input signals. This input stage is enabled if the serial control bit EA $=1$. Disabling means that all currents
in the input stage are switched off. A fixed divide by 4 is enabled if $P A=0$. This divider has been optimized to accept a high-frequency ( 90 MHz at a supply voltage range of 4.75 to 5.5 V ) input signal. If $\mathrm{PA}=1$ this divider is disabled and the input signal is fed directly to the second

## Dual low-power frequency synthesizer

stage, which is a 9-bit programmable divider with standard input frequency $(30 \mathrm{MHz})$. The division ratio can be expressed as:

$$
\begin{aligned}
& \text { If } P A=0 ; N=4 \times N A \text {. } \\
& \text { If } P A=1 ; N=N A ; \text { with } N A=4 \text { to } 511 \text {. }
\end{aligned}
$$

## Reference variable divider (Fig.5)

The input signal on INR is amplified to a logic level by a single ended input buffer, which accepts LOW level AC coupled input signals. This input stage is enabled by the OR function of the serial input bits EA and EM. Disabling means that all currents in the input stage are switched off. The reference divider consists of a programmable divider by NR (NR = 4 to 511) followed by a 3-bit binary counter. The 2-bit SM determines which of the 4 output pulses is selected as main phase detector input. The 2-bit SA determines the selection of the auxiliary phase detector signal. To obtain the best time spacing for the main and
auxiliary reference signals, the opposite output will be used for the auxiliary phase detector, reducing the possibility of unwanted interactions. For this reason the programmable divider produces a symmetric output pulse for even ratios and a 1 input cycle asymmetric pulse for odd ratios.

## Main variable divider

The input signals on INM1 and INM2 are amplified to a logic level by a balanced input comparator giving a common mode rejection. This input stage is enabled when serial control bit $\mathrm{EM}=1$. Disabling means that all currents in the comparator are switched off. The main divider is built-up by a 12-bit counter plus a sign bit. Depending on the serial input values of NM1, NM2, NM3, NM4 and the prescaler select PR, the counter will select a prescaler ratio during a number of input cycles in accordance with the information in Table 2.


Fig. 5 Reference variable divider.

## Dual low-power frequency synthesizer

Table 2 Selection of prescaler ratio

| COUNTER <br> STATUS | FB1 | FB2 | PRESCALER RATIO $^{(1)}$ |
| :--- | :---: | :---: | :--- |
| $(-$ NM1 -1$)$ to 0 | 1 | 0 | R1 |
| $(-$ NM1 -1$)$ to -1 | 1 | 0 | R1 ${ }^{(2)}$ |
| 1 to NM2 | 0 | 0 | R2 |
| 0 to NM2 | 0 | 0 | $R^{(2)}$ |
| 0 to NM3 | 0 | 1 | $R 3 ;$ if $\mathrm{PR}=1 \mathrm{X}$ |
| 0 to NM 4 | 1 | 1 | $\mathrm{R} 4 ;$ if $\mathrm{PR}=11$ or 00 |

## Notes

1. $X=$ don't care.
2. When the fractional accumulator overflows.

The total division ratio from prescaler to the phase detector expressions are given in Table 3.
Table 3 Total division from prescaler to phase detector expressions

| CONDITION | EXPRESSION |
| :---: | :---: |
| $\mathrm{PR}=01$ | $\mathrm{N}=(\mathrm{NM} 1+2) \times \mathrm{R} 1+\mathrm{NM} 2 \times \mathrm{R} 2$ |
|  | $\mathrm{N}^{\prime}=(\mathrm{NM} 1+1) \times \mathrm{R} 1+(\mathrm{NM} 2+1) \times \mathrm{R} 2$; note 1 |
| $\mathrm{PR}=10$ | $\mathrm{N}=(\mathrm{NM} 1+2) \times \mathrm{R} 1+\mathrm{NM} 2 \times \mathrm{R} 2+(\mathrm{NM} 3+1) \times \mathrm{R} 3$ |
|  | $\mathrm{N}^{\prime}=(\mathrm{NM} 1+1) \times \mathrm{R} 1+(\mathrm{NM} 2+1) \times \mathrm{R} 2+(\mathrm{NM} 3+1) \times \mathrm{R} 3$; note 1 |
| $\mathrm{PR}=11$ | $\mathrm{N}=(\mathrm{NM} 1+2) \times \mathrm{R} 1+\mathrm{NM} 2 \times \mathrm{R} 2+(\mathrm{NM} 3+1) \times \mathrm{R} 3+(\mathrm{NM} 4+1) \times \mathrm{R} 4$ |
|  | $\mathrm{N}^{\prime}=(\mathrm{NM} 1+1) \times \mathrm{R} 1+(\mathrm{NM} 2+1) \times \mathrm{R} 2+(\mathrm{NM} 3+1) \times \mathrm{R} 3+(\mathrm{NM} 4+1) \times \mathrm{R} 4$; note 1 |
| $\mathrm{PR}=00$ | $\mathrm{N}=(\mathrm{NM} 1+2) \times \mathrm{R} 1+\mathrm{NM} 2 \times \mathrm{R} 2+(\mathrm{NM} 4+1) \times \mathrm{R} 4$ |
|  | $\mathrm{N}^{\prime}=(\mathrm{NM} 1+1) \times \mathrm{R} 1+(\mathrm{NM} 2+1) \times \mathrm{R} 2+(\mathrm{NM} 4+1) \times \mathrm{R} 4$; note 1 |

## Note

1. When the fractional accumulator overflows.

When the prescaler ratio is $\mathrm{R} 2=\mathrm{R} 1+1$ the total division ratio $\mathrm{N}^{\prime}=\mathrm{N}+1$.
Table 4 Modulus prescaler

| PR | MODULUS PRESCALER | BIT CAPACITY |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | NM1 | NM2 | NM3 | NM4 |
| 00 | 4 | 12 | 4 | - | 4 |
| 01 | 2 | 12 | 8 | - | - |
| 10 | 3 | 12 | 4 | 4 | - |
| 11 | 4 | 12 | 4 | 4 | 4 |

## Dual low-power frequency synthesizer

The loading of the work registers NM1, NM2, NM3, NM4 and $P R$ is synchronized with the state of the main counter, to avoid extra phase disturbance when switching over to another main divider ratio as is explained in Section "Serial programming input".
At the completion of a main divider cycle, a main divider output pulse is generated which will drive the main phase comparator. Also the fractional accumulator is incremented with NF. The accumulator works modulo Q. $Q$ is preset by the serial control bit FMOD to 8 when $F M O D=1$. Each time the accumulator overflows, the feedback to the prescaler will select one cycle using prescaler ratio R2 instead of R1.

As shown above, this will increase the overall division ratio by 1 if $R 2=R 1+1$. The mean division ratio over $Q$ main divider cycles will then be: $N Q=N+\frac{N F}{Q}$

Programming a fraction means the prescaler with main divider will divide by N or $\mathrm{N}+1$.

The output of the main divider will be modulated with a fractional phase ripple. This phase ripple is proportional to the contents of the fractional accumulator FRD, which is used for fractional current compensation.

## Phase detectors (Fig.6)

The auxiliary and main phase detectors are a 2 D-type flip-flop phase and frequency detector. The flip-flops are set by the negative edges of output signals of the dividers. The reset inputs are activated when both flip-flops have been set and when the reset enable signal is active (LOW). Around zero phase error this has the effect of delaying the reset for 1 reference input cycle. This avoids non-linearity or dead band around zero phase error. The flip-flops drive on-chip charge pumps. A pull-up current from the charge pump indicates that the VCO frequency shall be increased while a pull-down pulse indicates that the VCO frequency shall be decreased.

## Current settings

The UMA1005T has 3 current setting pins RA, RN and RF. The active charge pump currents and the fractional compensation currents are linearly dependent on the current in the current setting pins. This current $I_{R}$ can be set by an external resistor to be connected between the current setting pin (pin 9) and $\mathrm{V}_{\text {SS }}$. The typical value for R (current setting resistor) can be calculated with the
equation:
$R=\frac{\left(V_{D D A}-0.5\right)-237 \sqrt{I_{R}}}{I_{R}}$
The current can be set to zero by connecting the corresponding pin to $\mathrm{V}_{\text {DDA }}$.

## Auxiliary output charge pumps

The auxiliary charge pumps on pin PHA are driven by the auxiliary phase detector and the current value is determined by the external resistor ( $\mathrm{R}_{\text {ext }}$ ) at pin RA. The active charge pump current is typically: $\left|I_{\mathrm{PHA}}\right|=8 \times \mathrm{I}_{\mathrm{RA}}$.

## Main output charge pumps and fractional compensation currents

The main charge pumps on pins PHP and PHI are driven by the main phase detector and the current value is determined by the current at pin RN and via a number of DACs which are driven by registers of the serial input. The fractional compensation current is determined by the current at pin RF, the contents of the fractional accumulator FRD and a number of DACs driven by registers from the serial input. The timing for the fractional compensation is derived from the reference divider. The current is on during 1 input reference cycle before and 1 cycle after the output signal to the phase comparator. Figure 7 shows the waveforms for a typical case.

When the serial input A word is loaded, the output circuits are in the 'speed-up mode' as long as the STROBE is HIGH, else the 'normal mode' is active.

Normal mode
In the 'normal mode' the current output at PHP is:
$I_{\text {PHP }(N)}=I_{\text {pump10 }}+I_{\text {comp10 }}$.
Where:
$\left|I_{\text {pump10 }}\right|=\frac{C N \times I_{R N}}{29}$; charge pump current.
$I_{\text {comp10 }}=\frac{F R D \times I_{R F}}{128} ;$ fractional compensation current.
In 'normal mode' the current at output PHI is zero.


Fig. 6 Phase detector structure with timing.

## Dual low-power frequency synthesizer

## Speed-up mode

In 'speed-up mode' the current in output PHP is:
$I_{\mathrm{PHP}(\mathrm{S})}=I_{\mathrm{PHP}(\mathrm{N})}+I_{\text {pump11 }}+I_{\text {comp11 }}$.
Where:
$I_{\text {pump11 }}=I_{\text {pump10 }} \times 2^{(C L+1)}$; charge pump current.
$I_{\text {comp11 }}=I_{\text {comp10 }} \times 2^{(C L+1)}$; fractional compensation current.

In 'speed-up mode' the current in output PHI is:
$I_{\text {PHI(S) }}=I_{\text {pump21 }}+I_{\text {comp21 }}$.
Where:
$I_{\text {pump21 }}=I_{\text {pump11 }} \times$ CK; charge pump current.
$\mathrm{I}_{\text {comp21 }}=\mathrm{I}_{\text {comp11 }} \times \mathrm{CK}$; fractional compensation current.
Figure 7 shows that for a proper fractional compensation the area of the fractional compensation current pulse must be equal to the area of the charge pump ripple output. This means that the current setting on the inputs RN and RF must have following ratio: $\frac{I_{R N}}{I_{R F}}=\frac{29 \times Q \times f_{V C O}}{64 \times C N \times f_{i(\max ) 2}}$.
Where:
$\mathrm{Q}=$ fractional -N modulus.
$f_{V C O}=f_{i(\max ) 1} \times N$; input frequency of the prescaler.
$\mathrm{f}_{\mathrm{i}(\max ) 1}=$ maximum input frequency of the main divider (pins INM1 and INM2).
$\mathrm{f}_{\mathrm{i}(\max ) 2}=$ maximum input frequency of the reference divider (pin INR).

## Lock detect

The output LOCK is HIGH when the auxiliary phase detector and the main phase detector indicate a lock condition. The lock condition is defined as a phase difference of less than $\pm 1$ cycle on the reference input INR. The lock condition is also fulfilled when the relative counter is disabled ( $\mathrm{EM}=0$ or $\mathrm{EA}=0$ respectively) for the main or auxiliary counter respectively.


INM

detector output

contents accumulator

fractional
compensation current

outputs
PHP and PHI


Fig. 7 Waveforms for NF $=2$ and fraction $=0.4$.

## Dual low-power frequency synthesizer

## LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

| SYMBOL | PARAMETER | MIN. | MAX. | UNIT |
| :--- | :--- | :--- | :--- | :--- |
| $\mathrm{V}_{\text {DDD }}$ | digital supply voltage | -0.5 | 6.5 | V |
| $\mathrm{~V}_{\text {DDA }}$ | analog supply voltage | -0.5 | 6.5 | V |
| $\mathrm{~V}_{\mathrm{I}}$ | voltage on any input | -0.5 | $\mathrm{~V}_{\mathrm{DD}}+0.5$ | V |
| $\mathrm{I}_{\mathrm{n}}$ | DC current into any input or output | -10 | +10 | mA |
| $\mathrm{P}_{\text {tot }}$ | total power dissipation | - | 25 | mW |
| $\mathrm{~T}_{\text {stg }}$ | storage temperature | -65 | +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {amb }}$ | operating ambient temperature | -40 | +70 | ${ }^{\circ} \mathrm{C}$ |

## DC CHARACTERISTICS

$\mathrm{V}_{\mathrm{DDD}}=\mathrm{V}_{\mathrm{DDA}}=2.9$ to $5.5 \mathrm{~V} ; \mathrm{T}_{\mathrm{amb}}=-40$ to $+70^{\circ} \mathrm{C}$; unless otherwise specified.

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply |  |  |  |  |  |  |
| $\mathrm{I}_{\mathrm{DDD}(\text { stb) }}$ | digital standby supply current | $E M=E A=0$; inputs on $V_{D D}$ or 0 | - | - | 5 | $\mu \mathrm{A}$ |
| IDDD | operating digital supply current | note 1 | - | - | 5 | mA |
| $\mathrm{I}_{\mathrm{DDA}(\mathrm{stb})}$ | analog standby supply current | $\begin{aligned} & \mathrm{V}_{\mathrm{RA}}=\mathrm{V}_{\mathrm{DDA}} ; \mathrm{V}_{\mathrm{RF}}=\mathrm{V}_{\mathrm{DDA}} ; \\ & \mathrm{V}_{\mathrm{RN}}=\mathrm{V}_{\mathrm{DDA}} \end{aligned}$ | - | - | 10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {DDA }}$ | operating analog supply current | note 1 | - | - | 0.6 | mA |
| Digital inputs CLK, DATA and STROBE |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | HIGH level input voltage |  | $0.7 \mathrm{~V}_{\mathrm{DD}}$ | - | $V_{D D}$ | V |
| $\mathrm{V}_{\text {IL }}$ | LOW level input voltage |  | 0 | - | $0.3 V_{\text {DD }}$ | V |
| Digital outputs FB1, FB2 and LOCK |  |  |  |  |  |  |
| $\mathrm{V}_{\text {OL }}$ | LOW level output voltage | $\mathrm{I}_{\mathrm{O}}=2 \mathrm{~mA}$; note 2 | - | - | 0.4 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | HIGH level output voltage | $\mathrm{I}_{\mathrm{O}}=-2 \mathrm{~mA}$; note 2 | $\mathrm{V}_{\mathrm{DD}}-0.4$ | - | - | V |
| Charge pump PHA |  |  |  |  |  |  |
| $\left\|\left.\right\|_{\text {PHA }}\right\|$ | output current | $\begin{array}{\|l} \hline \mathrm{I}_{\mathrm{RA}}=-62.5 \mu \mathrm{~A} ; \\ \mathrm{V}_{\mathrm{PHA}}=1 / 2 \mathrm{~V}_{\mathrm{DD}} ; \text { note } 2 \\ \hline \end{array}$ | 400 | 500 | 600 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{I}_{\mathrm{RA}}=-25 \mu \mathrm{~A} ; \mathrm{V}_{\text {PHA }}=1 / 2 \mathrm{~V}_{\text {DD }}$ | 160 | 200 | 240 | $\mu \mathrm{A}$ |
| $\frac{\Delta \mathrm{I}_{\mathrm{PHA}}}{\left\|\mathrm{I}_{\mathrm{PHA}}\right\|}$ | relative output current variation | $\mathrm{I}_{\mathrm{RA}}=-62.5 \mu \mathrm{~A} ;$ <br> notes 2 and 3 | - | 2 | 6 | \% |
| $\Delta \mathrm{I}_{\text {PHA M }}$ | output current matching | $\begin{aligned} & \hline \mathrm{I}_{\mathrm{RA}}=-62.5 \mu \mathrm{~A} ; \\ & \mathrm{V}_{\mathrm{PHA}}=1 / 2 \mathrm{~V}_{\mathrm{DD}} ; \\ & \text { notes } 2 \text { and } 4 \end{aligned}$ | - | - | $\pm 50$ | $\mu \mathrm{A}$ |

## Dual low-power frequency synthesizer

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Charge pump PHP; normal mode (notes 5, 6 and 7); $\mathrm{V}_{\text {RF }}=\mathrm{V}_{\mathrm{DD}}$ |  |  |  |  |  |  |
| $\left\|\left.\right\|_{\text {PHP( })}\right\|$ | output current | $\begin{aligned} & \mathrm{I}_{\mathrm{RN}}=-62.5 \mu \mathrm{~A} ; \\ & \mathrm{V}_{\mathrm{PHP}}=1 / 2 \mathrm{~V}_{\mathrm{DD}} ; \text { note } 2 \end{aligned}$ | 440 | 550 | 660 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{I}_{\text {RN }}=-25 \mu \mathrm{~A} ; \mathrm{V}_{\text {PHP }}=1 / 2 \mathrm{~V}_{\text {DD }}$ | 175 | 220 | 265 | $\mu \mathrm{A}$ |
| $\Delta \mathrm{l}_{\text {PHP( }}$ ) | relative output current variation | $\mathrm{I}_{\mathrm{RN}}=-62.5 \mu \mathrm{~A}$; note 3 | - | 2 | 6 | \% |
| $\Delta \mathrm{l}_{\text {PHP( }}$ M) | output current matching | $\begin{aligned} & \mathrm{I}_{\mathrm{RN}}=-62.5 \mu \mathrm{~A} ; \\ & \mathrm{V}_{\mathrm{PHP}}=1 / 2 \mathrm{~V}_{\mathrm{DD}} ; \\ & \text { notes } 2 \text { and } 4 \end{aligned}$ | - | - | $\pm 50$ | $\mu \mathrm{A}$ |

Charge pump PHP; speed-up mode (notes 5,6 and 8 ); $\mathbf{V}_{\mathbf{R F}}=\mathrm{V}_{\mathrm{DD}}$

|  | output current | $\begin{aligned} & \mid \mathrm{I}_{\mathrm{RN}}=-62.5 \mu \mathrm{~A} ; \\ & \mathrm{V}_{\mathrm{PHP}}=1 / 2 \mathrm{~V}_{\mathrm{DD}} ; \text { note } 2 \\ & \hline \end{aligned}$ | 2.20 | 2.75 | 3.30 | mA |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathrm{I}_{\mathrm{RN}}=-25 \mu \mathrm{~A} ; \mathrm{V}_{\mathrm{PHP}}=1 / 2 \mathrm{~V}_{\text {DD }}$ | 0.85 | 1.1 | 1.35 | mA |
| $\Delta \mathrm{l}_{\text {PHP(S) }}$ | relative output current variation | $\begin{aligned} & \mathrm{I}_{\mathrm{RN}}=-62.5 \mu \mathrm{~A} \text {; } \\ & \text { notes } 2 \text { and } 3 \end{aligned}$ | - | 2 | 6 | \% |
| $\Delta \mathrm{l}_{\text {PHP(S M }}$ | output current matching | $\begin{aligned} & \mathrm{I}_{\mathrm{RN}}=-62.5 \mu \mathrm{~A} ; \\ & \mathrm{V}_{\mathrm{PHP}}=1 / 2 \mathrm{~V}_{\mathrm{DD}} ; \\ & \text { notes } 2 \text { and } 4 \end{aligned}$ | - | - | $\pm 250$ | $\mu \mathrm{A}$ |

Charge pump PHI; speed-up mode (notes 5,6 and 9 ); $\mathbf{V}_{\mathbf{R F}}=\mathbf{V}_{\mathrm{DD}}$

| $\left\|\mathrm{I}_{\mathrm{PHI}(\mathrm{S})}\right\|$ | output current | $\mathrm{I}_{\mathrm{RN}}=-62.5 \mu \mathrm{~A} ;$ <br> $\mathrm{V}_{\mathrm{PHI}}=1 / 2 \mathrm{~V}_{\mathrm{DD}} ;$ note 2 | 4.4 | 5.5 | 6.6 | mA |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | $\mathrm{I}_{\mathrm{RN}}=-25 \mu \mathrm{~A} ; \mathrm{V}_{\mathrm{PHI}}=1 / 2 \mathrm{~V}_{\mathrm{DD}}$ | 1.75 | 2.2 | 2.65 | mA |
| $\Delta \mathrm{I}_{\mathrm{PH}(\mathrm{S})}$ | relative output current <br> variation | $\mathrm{I}_{\mathrm{RN}}=-62.5 \mu \mathrm{~A} ;$ <br> notes 2 and 3 | - | 2 | 8 | $\%$ |
| $\Delta \mathrm{I}_{\mathrm{PHI}(\mathrm{SM})}$ | output current matching | $\mathrm{I}_{\mathrm{RN}}=-62.5 \mu \mathrm{~A} ;$ <br> $\mathrm{V}_{\mathrm{PHI}}=1 / 2 \mathrm{~V}_{\mathrm{DD}} ;$ notes 2 and 4 | - | - | $\pm 500$ | $\mu \mathrm{~A}$ |

Fractional compensation PHP; normal mode (notes 5,10 and 11 ); $\mathbf{V}_{\mathrm{RN}}=\mathrm{V}_{\mathrm{DD}} ; \mathrm{V}_{\mathrm{PHP}}=\mathbf{1} / \mathbf{2} \mathrm{V}_{\mathrm{DD}}$

| $\operatorname{lpHP}(\mathrm{FN})$ | fractional compensation output current PHP as a function of FRD | $\begin{aligned} & \mathrm{I}_{\mathrm{RF}}=-62.5 \mu \mathrm{~A} ; \\ & \mathrm{FRD}=1 \text { to } 7 ; \\ & \text { notes } 2 \text { and } 12 \end{aligned}$ | -675 | -500 | -325 | nA |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \mathrm{I}_{\mathrm{RF}}=-25 \mu \mathrm{~A} ; \mathrm{FRD}=1 \text { to } 7 ; \\ & \text { note } 12 \end{aligned}$ | -270 | -200 | -130 | nA |

Fractional compensation PHP; speed-up mode (notes 5, 11 and 13 ); $\mathbf{V}_{\mathrm{RN}}=\mathrm{V}_{\mathrm{DD}} ; \mathrm{V}_{\mathrm{PHP}}=1 / 2 \mathbf{V}_{\mathrm{DD}}$

| IPHP(F S) | fractional compensation <br> output current PHP as a <br> function of FRD | IRN $=-62.5 \mu \mathrm{~A} ;$ <br> FRD $=1$ to $;$ <br> notes 2 and 12 | -3.35 | -2.50 | -1.65 | $\mu \mathrm{~A}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  | $I_{\mathrm{RN}}=-25 \mu \mathrm{~A} ;$ FRD = 1 to $7 ;$ <br> note 12 | -1.35 | -1.00 | -0.65 | $\mu \mathrm{~A}$ |  |

## Dual low-power frequency synthesizer

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Fractional compensation PHI; speed-up mode (notes 5, 11 and 14); $\mathrm{V}_{\mathrm{RN}}=\mathrm{V}_{\mathrm{DD}} ; \mathrm{V}_{\mathrm{PHP}}=1 / 2 \mathrm{~V}_{\mathrm{DD}}$ |  |  |  |  |  |  |
| $\mathrm{I}_{\text {PHII }}$ ( ) | fractional compensation output current PHI as a function of FRD | $\begin{aligned} & \mathrm{I}_{\mathrm{RN}}=-62.5 \mu \mathrm{~A} ; \\ & \text { FRD }=1 \text { to } 7 ; \\ & \text { notes } 2 \text { and } 12 \end{aligned}$ | -5.4 | -4.0 | -2.6 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{I}_{\mathrm{RN}}=-25 \mu \mathrm{~A} ; \mathrm{FRD}=1$ to 7 ; note 12 | -2.15 | -1.60 | -1.05 | $\mu \mathrm{A}$ |
| Charge pump leakage currents; charge pump not active |  |  |  |  |  |  |
| $\mathrm{I}_{\text {PHP(LO) }}$ | output leakage current PHP | normal mode; <br> $\mathrm{V}_{\mathrm{PHP}}=0.7$ to $\mathrm{V}_{\mathrm{DDA}}-0.8 \mathrm{~V}$ note 5 | - | 10 | 750 | nA |
| $\mathrm{I}_{\text {PHII(LO) }}$ | output leakage current PHI | normal mode; <br> $\mathrm{V}_{\mathrm{PHI}}=0.7$ to $\mathrm{V}_{\mathrm{DDA}}-0.8 \mathrm{~V}$ <br> note 5 | - | 10 | 100 | nA |
| IPHA(LO) | output leakage current PHA | $\mathrm{V}_{\text {PHA }}=0.7$ to $\mathrm{V}_{\text {DDA }}-0.8 \mathrm{~V}$ | - | 10 | 750 | nA |

## Notes

1. Operational conditions:
a) Main and auxiliary divider enabled $(E M=E A=1)$.
b) $\mathrm{NA}=125$.
c) $\mathrm{NR}=125$.
d) $\mathrm{NM} 1=60$.
e) $\mathrm{NM} 2=63$.
f) $f_{i(\max ) 1}=f_{i(\max ) 2}=15 \mathrm{MHz}$.
g) $\mathrm{f}_{\mathrm{i}(\max ) 3}=60 \mathrm{MHz}$.
h) Lock condition.
i) Normal mode; note 5
j) $I_{R N}=I_{R F}=I_{R A}=25 \mu \mathrm{~A}$.
k) $\mathrm{CN}=255$.
l) $P A=0$.
2. Limited supply voltage range 4.5 to 5.5 V .
3. The relative output current variation is defined as:
$\frac{\Delta \mathrm{I}_{\mathrm{O}}}{\mathrm{I}_{\mathrm{O}}}=2 \times \frac{\mathrm{I}_{2}-\mathrm{I}_{1}}{\left|\mathrm{I}_{2}+\mathrm{I}_{1}\right|}$; with $\mathrm{V}_{1}=0.7 \mathrm{~V} ; \mathrm{V}_{2}=\mathrm{V}_{\mathrm{DD}}-0.8 \mathrm{~V}$ (see Fig.8).
4. The output current matching is measured when both (positive and negative current) sections of the output charge pumps are on.
5. When a serial ' $A$ ' word is programmed, the main charge pumps on PHP and PHI are in the 'speed-up mode' as long as STROBE $=$ HIGH, otherwise the main charge pumps are in the 'normal mode'.
6. Monotonicity is guaranteed with $\mathrm{CN}=0$ to 255 .
7. Typical output current: $\left|\mathrm{I}_{\mathrm{PHP}(\mathrm{N})}\right|=-\mathrm{I}_{\mathrm{RN}} \times \frac{\mathrm{CN}}{29}$; specification condition: $\mathrm{CN}=255$.

## Dual low-power frequency synthesizer

8. Typical output current: $\left|\mathrm{I}_{\mathrm{PHP}(\mathrm{S})}\right|=-\mathrm{I}_{\mathrm{RN}} \times \mathrm{CN} \times \frac{2^{(\mathrm{CL}+1)}+1}{29}$; specification conditions:
a) $\mathrm{CN}=255 ; \mathrm{CL}=1$ or,
b) $\mathrm{CN}=75 ; \mathrm{CL}=3$.
9. Typical output current: $\left|\mathrm{I}_{\mathrm{PHI}}\right|=-\mathrm{I}_{\mathrm{RN}} \times \mathrm{CN} \times 2^{(\mathrm{CL}+1)} \times \frac{\mathrm{CK}}{29}$; specification conditions:
a) $C N=160 ; C L=3 ; C K=1$ or,
b) $C N=160 ; C L=2 ; C K=2$ or,
c) $\mathrm{CN}=160 ; C L=1 ; C K=4$ or,
d) $C N=160 ; C L=0 ; C K=8$.
10. Typical fractional compensation output current: $I_{P H P(F N)}=I_{R F} \times \frac{F R D}{128}$; specification condition: $\operatorname{FRD}=1$ to 7 .
11. The compensation current specified does not include the leakage current of this output.
12. FRD is the value of the 3-bit fractional accumulator.
13. Typical fractional compensation output current: $I_{P H P(F S)}=I_{R F} \times F R D \times \frac{2^{(C L+1)}+1}{128}$; specification conditions: $F R D=1$ to $7 ; C L=1$.
14. Typical fractional compensation output current: $I_{P H I(F)}=I_{R F} \times F R D \times 2^{(C L+1)} \times \frac{C K}{128}$; specification conditions:
a) $\mathrm{FRD}=1$ to $7 ; \mathrm{CL}=1 ; \mathrm{CK}=2$ or,
b) $\mathrm{FRD}=1$ to $7 ; \mathrm{CL}=2 ; \mathrm{CK}=1$.

## Dual low-power frequency synthesizer



Fig. 8 Relative output current variation.

## AC CHARACTERISTICS

$\mathrm{V}_{\mathrm{DDD}}=\mathrm{V}_{\mathrm{DDA}}=2.9$ to $5.5 \mathrm{~V} ; \mathrm{T}_{\mathrm{amb}}=-40$ to $+70^{\circ} \mathrm{C}$; unless otherwise specified.

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Main divider (inputs INM1 and INM2) |  |  |  |  |  |  |
| $\mathrm{f}_{\mathrm{i}(\mathrm{max}) 1}$ | maximum input frequency |  | 10 | - | - | MHz |
|  |  | note 1 | 30 | - | - | MHz |
| $\Delta \mathrm{V}_{\text {INM }(p-p)}$ | differential input signal amplitude $\mathrm{V}_{\text {INM1 }}-\mathrm{V}_{\text {INM2 }}$ (peak-to-peak value) |  | 600 | - | - | mV |
| $\mathrm{V}_{\mathrm{CM}}$ | common mode range for $\mathrm{V}_{\text {INM } 1}$ and $\mathrm{V}_{\text {INM2 }}$ |  | 1 | - | $\mathrm{V}_{\mathrm{DD}}-1$ | V |
| $\mathrm{t}_{\mathrm{pd}}$ | propagation delay time from $\mathrm{I}_{\mathrm{NM} 1}$ and $\mathrm{I}_{\mathrm{NM} 2}$ to FB1 and FB2 |  | - | - | 60 | ns |
|  |  | note 1 | - | 18 | 30 | ns |
| msr | mark-to-space ratio for differential input signals |  | 35:65 | - | 65:35 |  |
| $\mathrm{Z}_{\mathrm{i}(\text { min })}$ | minimum input impedance | resistive; note 2 | 5 | - | - | $\mathrm{k} \Omega$ |
|  |  | capacitive; note 2 | - | - | 5 | pF |

## Dual low-power frequency synthesizer

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Reference divider (input INR) |  |  |  |  |  |  |
| $\mathrm{f}_{\mathrm{i}(\text { max }) 2}$ | maximum input frequency |  | 15 | - | - | MHz |
|  |  | note 1 | 30 | - | - | MHz |
| $\mathrm{V}_{\mathrm{i}(\mathrm{p}-\mathrm{p})}$ | input signal amplitude AC coupled (peak-to-peak value) |  | 300 | - | - | mV |
| $\mathrm{Z}_{\mathrm{i} \text { ( } \mathrm{m} \text { ( })}$ | minimum input impedance | resistive; note 2 | 5 | - | - | $\mathrm{k} \Omega$ |
|  |  | capacitive; note 2 | - | - | 5 | pF |

## Auxiliary divider (input INA)

| $\mathrm{f}_{\mathrm{i}(\mathrm{max}) 3}$ | maximum input frequency | prescaler enabled; $\mathrm{PA}=0$ | 35 | - | - | MHz |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | prescaler enabled; $\mathrm{PA}=0$; note 1 | 90 | - | - | MHz |
|  |  | prescaler disabled; PA = 1 | 15 | - | - | MHz |
|  |  | prescaler disabled; $\mathrm{PA}=1$; note 1 | 30 | - | - | MHz |
| $\mathrm{V}_{\mathrm{i}(\mathrm{p}-\mathrm{p})}$ | input signal amplitude AC coupled (peak-to-peak value) |  | 300 | - | - | mV |
| $\mathrm{Z}_{\mathrm{i} \text { ( } \mathrm{min})}$ | minimum input impedance | resistive; note 2 | 5 | - | - | $\mathrm{k} \Omega$ |
|  |  | capacitive; note 2 | - | - | 5 | pF |

Serial interface (inputs DATA, CLOCK and STROBE); see Fig. 3

| $\mathrm{f}_{\text {clk }}$ | clock frequency |  | - | - | 10 | MHz |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{t}_{\mathrm{HC}}$ | clock HIGH time |  | 30 | - | - | ns |
| $\mathrm{t}_{\text {LC }}$ | clock LOW time |  | 30 | - | - | ns |
| $\mathrm{t}_{\text {suDA }}$ | DATA set-up time |  | 30 | - | - | ns |
| $\mathrm{t}_{\text {hDA }}$ | DATA hold time |  | 30 | - | - | ns |
| $\mathrm{t}_{\text {suSt }}$ | STROBE set-up time |  | 30 | - | - | ns |
| $\mathrm{t}_{\text {hSt }}$ | STROBE hold time |  | 30 | - | - | ns |

## Notes

1. Limited supply voltage range 4.5 to 5.5 V .
2. Periodically sampled; not $100 \%$ tested.

## PACKAGE OUTLINE



Dimensions in mm.

Fig.9 Plastic shrink small outline package; 20 leads; body width 4.4 mm (SSOP20; SOT266-1).

## SOLDERING

## Plastic small-outline packages

By wave
During placement and before soldering, the component must be fixed with a droplet of adhesive. After curing the adhesive, the component can be soldered. The adhesive can be applied by screen printing, pin transfer or syringe dispensing.

Maximum permissible solder temperature is $260^{\circ} \mathrm{C}$, and maximum duration of package immersion in solder bath is 10 s , if allowed to cool to less than $150^{\circ} \mathrm{C}$ within 6 s . Typical dwell time is 4 s at $250^{\circ} \mathrm{C}$.

A modified wave soldering technique is recommended using two solder waves (dual-wave), in which a turbulent wave with high upward pressure is followed by a smooth laminar wave. Using a mildly-activated flux eliminates the need for removal of corrosive residues in most applications.

## BY SOLDER PASTE REFLOW

Reflow soldering requires the solder paste (a suspension of fine solder particles, flux and binding agent) to be
applied to the substrate by screen printing, stencilling or pressure-syringe dispensing before device placement.

Several techniques exist for reflowing; for example, thermal conduction by heated belt, infrared, and vapour-phase reflow. Dwell times vary between 50 and 300 s according to method. Typical reflow temperatures range from 215 to $250^{\circ} \mathrm{C}$.

Preheating is necessary to dry the paste and evaporate the binding agent. Preheating duration: 45 min at $45^{\circ} \mathrm{C}$.

Repairing soldered joints (by hand-held soldering IRON OR PULSE-HEATED SOLDER TOOL)

Fix the component by first soldering two, diagonally opposite, end pins. Apply the heating tool to the flat part of the pin only. Contact time must be limited to 10 s at up to $300^{\circ} \mathrm{C}$. When using proper tools, all other pins can be soldered in one operation within 2 to 5 s at between 270 and $320^{\circ} \mathrm{C}$. (Pulse-heated soldering is not recommended for SO packages.)
For pulse-heated solder tool (resistance) soldering of VSO packages, solder is applied to the substrate by dipping or by an extra thick tin/lead plating before package placement.

## DEFINITIONS

| Data sheet status |  |
| :--- | :--- |
| Objective specification | This data sheet contains target or goal specifications for product development. |
| Preliminary specification | This data sheet contains preliminary data; supplementary data may be published later. |
| Product specification | This data sheet contains final product specifications. |
| Limiting values |  |
| Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or <br> more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation <br> of the device at these or at any other conditions above those given in the Characteristics sections of the specification <br> is not implied. Exposure to limiting values for extended periods may affect device reliability. |  |
| Application information |  |
| Where application information is given, it is advisory and does not form part of the specification. |  |

## LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

## Philips Semiconductors - a worldwide company

Argentina: IEROD, Av. Juramento 1992-14.b, (1428) BUENOS AIRES, Tel. (541)786 7633, Fax. (541)786 9367
Australia: 34 Waterloo Road, NORTH RYDE, NSW 2113, Tel. (02)805 4455, Fax. (02)805 4466
Austria: Triester Str. 64, A-1101 WIEN, P.O. Box 213, Tel. (01)60 101-1236, Fax. (01)60 101-1211
Belgium: Postbus 90050,5600 PB EINDHOVEN, The Netherlands, Tel. (31)40 783 749, Fax. (31)40 788399
Brazil: Rua do Rocio 220-5 th floor, Suite 51, CEP: 04552-903-SÃO PAULO-SP, Brazil. P.O. Box 7383 (01064-970). Tel. (011)821-2333, Fax. (011)829-1849
Canada: PHILIPS SEMICONDUCTORS/COMPONENTS: Tel. (800) 234-7381, Fax. (708) 296-8556
Chile: Av. Santa Maria 0760, SANTIAGO, Tel. (02)773 816, Fax. (02)777 6730
Colombia: IPRELENSO LTDA, Carrera 21 No. 56-17, 77621 BOGOTA, Tel. (571)249 7624/(571)217 4609, Fax. (571)217 4549
Denmark: Prags Boulevard 80, PB 1919, DK-2300 COPENHAGEN S, Tel. (032)88 2636, Fax. (031)57 1949
Finland: Sinikalliontie 3, FIN-02630 ESPOO, Tel. (9)0-50261, Fax. (9)0-520971
France: 4 Rue du Port-aux-Vins, BP317, 92156 SURESNES Cedex, Tel. (01)4099 6161, Fax. (01)4099 6427
Germany: P.O. Box 1063 23, 20043 HAMBURG, Tel. (040)3296-0, Fax. (040)3296 213.
Greece: No. 15, 25th March Street, GR 17778 TAVROS, Tel. (01)4894 339/4894 911, Fax. (01)4814 240
Hong Kong: PHILIPS HONG KONG Ltd., 6/F Philips Ind. Bldg., 24-28 Kung Yip St., KWAI CHUNG, N.T., Tel. (852)424 5121, Fax. (852)428 6729
India: Philips INDIA Ltd, Shivsagar Estate, A Block, Dr. Annie Besant Rd. Worli, Bombay 400018 Tel. (022)4938 541, Fax. (022)4938 722
Indonesia: Philips House, Jalan H.R. Rasuna Said Kav. 3-4, P.O. Box 4252, JAKARTA 12950, Tel. (021)5201 122, Fax. (021)5205 189
Ireland: Newstead, Clonskeagh, DUBLIN 14, Tel. (01)640 000, Fax. (01)640 200
Italy: PHILIPS SEMICONDUCTORS S.r.I., Piazza IV Novembre 3, 20124 MILANO, Tel. (0039)2 6752 2531, Fax. (0039)2 67522557
Japan: Philips Bldg 13-37, Kohnan2-chome, Minato-ku, TOKYO 108, Tel. (03)3740 5028, Fax. (03)3740 0580
Korea: (Republic of) Philips House, 260-199 Itaewon-dong, Yongsan-ku, SEOUL, Tel. (02)794-5011, Fax. (02)798-8022
Malaysia: No. 76 Jalan Universiti, 46200 PETALING JAYA, SELANGOR, Tel. (03)750 5214, Fax. (03)757 4880
Mexico: 5900 Gateway East, Suite 200, EL PASO, TX 79905, Tel. 9-5(800)234-7381, Fax. (708)296-8556
Netherlands: Postbus 90050, 5600 PB EINDHOVEN, Bldg. VB Tel. (040)783749, Fax. (040)788399
New Zealand: 2 Wagener Place, C.P.O. Box 1041, AUCKLAND, Tel. (09)849-4160, Fax. (09)849-7811
Norway: Box 1, Manglerud 0612, OSLO,
Tel. (022)74 8000, Fax. (022)74 8341

Pakistan: Philips Electrical Industries of Pakistan Ltd., Exchange Bldg. ST-2/A, Block 9, KDA Scheme 5, Clifton, KARACHI 75600, Tel. (021)587 4641-49, Fax. (021)577035/5874546.
Philippines: PHILIPS SEMICONDUCTORS PHILIPPINES Inc, 106 Valero St. Salcedo Village, P.O. Box 2108 MCC, MAKATI, Metro MANILA, Tel. (02)810 0161, Fax. (02)817 3474
Portugal: PHILIPS PORTUGUESA, S.A., Rua dr. António Loureiro Borges 5, Arquiparque - Miraflores, Apartado 300, 2795 LINDA-A-VELHA, Tel. (01)4163160/4163333, Fax. (01)4163174/4163366.
Singapore: Lorong 1, Toa Payoh, SINGAPORE 1231, Tel. (65)350 2000, Fax. (65)251 6500
South Africa: S.A. PHILIPS Pty Ltd., 195-215 Main Road Martindale, 2092 JOHANNESBURG, P.O. Box 7430 Johannesburg 2000, Tel. (011)470-5911, Fax. (011)470-5494.
Spain: Balmes 22, 08007 BARCELONA, Tel. (03)301 6312, Fax. (03)301 4243
Sweden: Kottbygatan 7, Akalla. S-164 85 STOCKHOLM, Tel. (0)8-632 2000, Fax. (0)8-632 2745
Switzerland: Allmendstrasse 140, CH-8027 ZÜRICH, Tel. (01)488 2211, Fax. (01)481 7730
Taiwan: PHILIPS TAIWAN Ltd., 23-30F, 66, Chung Hsiao West Road, Sec. 1. Taipeh, Taiwan ROC, P.O. Box 22978, TAIPEI 100, Tel. (02)388 7666, Fax. (02)382 4382.
Thailand: PHILIPS ELECTRONICS (THAILAND) Ltd., 209/2 Sanpavuth-Bangna Road Prakanong, Bangkok 10260, THAILAND, Tel. (662)398-0141, Fax. (662)398-3319.
Turkey:Talatpasa Cad. No. 5, 80640 GÜLTEPE/ISTANBUL, Tel. (0212)279 2770, Fax. (0212)269 3094
United Kingdom: Philips Semiconductors LTD., 276 Bath road, Hayes, MIDDLESEX UB3 5BX, Tel. (081)73050000, Fax. (081)7548421
United States: 811 East Arques Avenue, SUNNYVALE, CA 94088-3409, Tel. (800)234-7381, Fax. (708)296-8556
Uruguay: Coronel Mora 433, MONTEVIDEO, Tel. (02)70-4044, Fax. (02)92 0601

For all other countries apply to: Philips Semiconductors, International Marketing and Sales, Building BE-p,
P.O. Box 218, 5600 MD, EINDHOVEN, The Netherlands,

Telex 35000 phtcnl, Fax. +31-40-724825
SCD35 © Philips Electronics N.V. 1994
All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.
The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands

413061/1500/02/pp24
Date of release: November 1994
Document order number: 939774340011

