PLUS153B/D

Product specification

DESCRIPTION

The PLUS153 PLDs are high speed, combinatorial Programmable Logic Arrays. The Philips Semiconductors state-of-the-art Oxide Isolated Bipolar fabrication process is employed to produce propagation delays as short as 12ns.

The 20-pin PLUS153 devices have a programmable AND array and a programmable OR array. Unlike PAL® devices, 100% product term sharing is supported. Any of the 32 logic product terms can be connected to any or all of the 10 output OR gates. Most PAL ICs are limited to 7 AND terms per OR function; the PLUS153 devices can support up to 32 input wide OR functions.

The polarity of each output is user-programmable as either active-High or active-Low, thus allowing AND-OR or AND-NOR logic implementation. This feature adds an element of design flexibility, particularly when implementing complex decoding functions.

The PLUS153 devices are user-programmable using one of several commercially available, industry standard PLD programmers.


FEATURES

- I/O propagation delays (worst case)
- PLUS153B 15ns max.
- PLUS153D 12ns max.
- Functional superset of 16L8 and most other 20-pin combinatorial PAL devices
- Two programmable arrays
 - Supports 32 input wide OR functions
- 8 inputs
- 10 bi-directional I/O
- 42 AND gates
 - 32 logic product terms
 - 10 direction control terms
- Programmable output polarity
- Active-High or Active-Low
- Security fuse
- 3-State outputs
- Power dissipation: 750mW (typ.)
- TTL Compatible


APPLICATIONS

- Random logic
- Code converters
- Fault detectors
- Function generators
- Address mapping
- Multiplexing

PIN CONFIGURATIONS








ORDERING INFORMATION

DESCRIPTION	t _{PD} (MAX)	ORDER CODE	DRAWING NUMBER
20-Pin Plastic Dual-In-Line 300mil-wide	15ns	PLUS153BN	0408D
20-Pin Plastic Dual-In-Line 300mil-wide	12ns	PLUS153DN	0408D
20-Pin Plastic Leaded Chip Carrier	15ns	PLUS153BA	0400E
20-Pin Plastic Leaded Chip Carrier	12ns	PLUS153DA	0400E

[®]PAL is a registered trademark of Monolithic Memories, Inc., a wholly owned subsidiary of Advanced Micro Devices Corporation.

PLUS153B/D

LOGIC DIAGRAM




 All programmed 'AND' gate locations are pulled to logic "1".
All programmed 'OR' gate locations are pulled to logic "0".
Programmable connection. 2.

PLUS153B/D

Product specification

FUNCTIONAL DIAGRAM



ABSOLUTE MAXIMUM RATINGS¹

		RAT	ING	
SYMBOL	PARAMETER	MIN	MAX	UNIT
V _{CC}	Supply voltage		+7	V _{DC}
V _{IN}	Input voltage		+5.5	V _{DC}
V _{OUT}	Output voltage		+5.5	V _{DC}
I _{IN}	Input currents	-30	+30	mA
I _{OUT}	Output currents		+100	mA
T _{amb}	Operating free-air temperature range	0	+75	°C
T _{stg}	Storage temperature range	-65	+150	°C

THERMAL RATINGS

TEMPERATURE	
Maximum junction	150°C
Maximum ambient	75°C
Allowable thermal rise ambient to junction	75°C

NOTES:

 Stresses above those listed may cause malfunction or permanent damage to the device. This is a stress rating only. Functional operation at these or any other condition above those indicated in the operational and programming specification of the device is not implied.

PLUS153B/D

DC ELECTRICAL CHARACTERISTICS

 $0^{\circ}C \leq T_{amb} \leq +75^{\circ}C, \ 4.75 \leq V_{CC} \leq 5.25V$

				LIMITS	LIMITS				
SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP ¹	MAX	UNIT			
Input volta	age ²	•							
V _{IL}	Low	V _{CC} = MIN			0.8	V			
V _{IH}	High	$V_{CC} = MAX$	2.0			V			
V _{IC}	Clamp	$V_{CC} = MIN, I_{IN} = -12mA$		-0.8	-1.2	V			
Output vo	ltage ²								
		V _{CC} = MIN							
V _{OL}	Low ⁴	I _{OL} = 15mA			0.5	V			
V _{OH}	High ⁵	$I_{OH} = -2mA$	2.4			V			
Input curr	ent ⁹								
		V _{CC} = MAX							
IIL	Low	V _{IN} = 0.45V			-100	μA			
I _{IH}	High	$V_{IN} = V_{CC}$			40	μA			
Output cu	rrent	•	•						
		V _{CC} = MAX							
I _{O(OFF)}	Hi-Z state ⁸	V _{OUT} = 2.7V			80	μA			
		V _{OUT} = 0.45V			-140				
los	Short circuit ^{3, 5, 6}	V _{OUT} = 0V	-15		-70	mA			
I _{CC}	V _{CC} supply current ⁷	V _{CC} = MAX		150	200	mA			
Capacitan	ce		-	-	-				
		$V_{CC} = 5V$							
C _{IN}	Input	V _{IN} = 2.0V		8		pF			
CB	I/O	V _B = 2.0V		15		pF			

NOTES:

1. All typical values are at $V_{CC} = 5V$, $T_{amb} = +25^{\circ}C$. 2. All voltage values are with respect to network ground terminal.

Test one at a time. 3.

4. Measured with inputs I0 – I2 = 0V, inputs I3 – I5 = 4.5V, inputs I7 = 4.5V and I6 = 10V. For outputs B0 – B4 and for outputs B5 – B9 apply the same conditions except I7 = 0V.

5. Same conditions as Note 4 except I7 = +10V.

6. Duration of short circuit should not exceed 1 second. 7. I_{CC} is measured with inputs I0 – I7 and B0 – B9 = 0V.

8. Leakage values are a combination of input and output leakage.

9. I_{IL} and I_{IH} limits are for dedicated inputs only (I0 – I7).

PLUS153B/D

Product specification

AC ELECTRICAL CHARACTERISTICS

 $0^{\circ}C \leq T_{amb} \leq +75^{\circ}C, \ 4.75V \leq V_{CC} \leq 5.25V, \ R_1 = 300\Omega, \ R_2 = 390\Omega$


							LIM	ITS			
SYMBOL	PARAMETER	FROM	то	TEST	Р	LUS153	В	Р	UNIT		
	CONDITION		CONDITION	MIN	TYP	MAX	MIN	TYP	MAX		
t _{PD}	Propagation Delay ²	Input +/-	Output +/-	C _L = 30pF		11	15		10	12	ns
t _{OE}	Output Enable ¹	Input +/-	Output –	C _L = 30pF		11	15		10	12	ns
t _{OD}	Output Disable ¹	Input +/-	Output +	C _L = 5pF		11	15		10	12	ns

NOTES:

1. For 3-State output; output enable times are tested with $C_L = 30pF$ to the 1.5V level, and S_1 is open for high-impedance to High tests and closed for high-impedance to Low tests. Output disable times are tested with $C_L = 5pF$. High-to-High impedance tests are made to an output voltage of $V_T = (V_{OL} - 0.5V)$ with S_1 open, and Low-to-High impedance tests are made to the $V_T = (V_{OL} + 0.5V)$ level with S_1 closed.

2. All propagation delays are measured and specified under worst case conditions.

VOLTAGE WAVEFORMS




Input Pulses


TIMING DEFINITIONS

SYMBOL	PARAMETER
t _{PD}	Propagation delay between input and output.
t _{OD}	Delay between input change and when output is off (Hi-Z or High).
t _{OE}	Delay between input change and when output reflects specified output level.

TEST LOAD CIRCUIT



TIMING DIAGRAM



PLUS153B/D

LOGIC PROGRAMMING

The PLUS153B/D is fully supported by industry standard (JEDEC compatible) PLD CAD tools, including Philips Semiconductors SNAP design software package. ABEL[™] and CUPL[™] design software packages also support the PLUS153B/D architecture.

All packages allow Boolean and state equation entry formats. SNAP, ABEL and CUPL also accept, as input, schematic capture format.

PLUS153B/D logic designs can also be generated using the program table entry format, which is detailed on the following page. This program table entry format is supported by SNAP only.


To implement the desired logic functions, the state of each logic variable from logic equations (I, B, O, P, etc.) is assigned a symbol. The symbols for TRUE, COMPLEMENT, INACTIVE, PRESET, etc., are defined below.


AND ARRAY - (I, B)

PROGRAMMING AND SOFTWARE SUPPORT


Refer to Section 9 (*Development Software*) and Section 10 (*Third-Party Programmer/Software Support*) of this data handbook for additional information.

OUTPUT POLARITY – (B)





OR ARRAY - (B)



VIRGIN STATE

A factory shipped virgin device contains all fusible links intact, such that:

1. All outputs are at "H" polarity.

- 2. All P_n terms are disabled.
- 3. All Pn terms are active on all outputs.

NOTES:

1. This is the initial unprogrammed state of all links.

2. Any gate P_n will be unconditionally inhibited if both the true and complement of an input (either I or B) are left intact.

ABEL is a trademark of Data I/O Corp.

CUPL is a trademark of Logical Devices, Inc.

PROGRAM TABLE

																							Р		ARIT	Y			
	Ţ								AN	D															R				
	T E R				I								B(_		В	(0)	_			
	М	7	6	5 4	3	2	1	0	9	8	7	6	5	4	3	2	1	0		9	8	7	6	5	4	3	2	1	0
CE(XXX) # DATE	0				T																								
— X ш	1				1																								
CE(X)	2				1																								
	3				!																								
ED PAF	4				!						-																		
	5				!						-											-							
AF IZ	6				+																	-				-			
	7				+																	-				-			
	8				+																	-				-			
	9				+				-		ļ				-						_	-				-			
	10				┼																_	_							
	11				+																	-				-			
C 꾼 ffi C ᠯ 版	12				+																_								
CUSTOMER NAME PURCHASE ORDER #CI PHILIPS DEVICE #CI CUSTOMER SYMBOLIZED PART # TOTAL NUMBER OF PARTS PROGRAM TABLE #REVDA	13				+	-	-	\vdash									-			\vdash			-						
	14		+	_	+	-	-	\vdash	\vdash	\vdash	-	\vdash		\vdash	\square		-					-	-	-		-			
	14				i	-	-	\vdash		\vdash	-			\vdash			-						-						
	16				i			$\left \right $		\vdash	-			\vdash	\vdash		-						-						
- me	17				i				_						-							_				_			
gran					i						<u> </u>				i							-				-			
e bro	18				i						Í—				—							-				—			
d be	19				İ.						Ĺ				_							_				_			
poul Low	20				İ.						<u> </u>											-				i			
ay sl	21				1						<u> </u>											i —				i—			
arra Rar	22										<u> </u>											i				i—			
AND a lo	23																					i				i			
TIVE the	24																					i				i			
d sta pulle ion- ion- ion- ion- ion- ion- ion- ion-	25				ļ																	İ				İ			
are /isr Bbit Bbit Bbit Bbit	26				Ļ																	İ				İ			
NOTES In the unprogrammed state: All AND gates are pulled to a logic "0" (Low). Output polarity is non-inverting. Unused 1 and B bits in the AND array should be programmed as Don't Care (-). Unused product terms in the OR array should be programmed as INACTIVE (o).	27																												
prog D g d L a d Pr C	28																												
NOTES In the un All AN Outpu Unuse as Do as Do progra	29																												
	30																												
	31				!																								
	D9																				Υ	Υ	Υ	Υ	Y	Υ	Υ	Υ	Υ
B(0)	D8				1																								
	D7				1)-										
	D6				i)-										
	D5				i)										
OR ACTIVE INACTIVE CONTRO CONTRO	D4				i) -										
	D3				i) -										
	D2				i						Ì)										
	D1				İ						Ì)										
-; F	D0				Ť														Š-										
l, B(I)	PIN	8	7	6 5	4	3	2	1	19	18	17	16	15	14	13	12	11	9		19	18	17	16	15	14	13	12	11	9
					Γ																								
	ш																												
AND RE H 0	VARIABLE NAME				L																								
A INACTIVE , B , B , B , B , B , B	AN																												
	AF N																												
, - - - - -	-																												
				1		1	1	i										1					1	1					

PLUS153B/D

PLUS153B/D

SNAP RESOURCE SUMMARY DESIGNATIONS

