

TDA7501

LINE-DRIVER FOR DIGITAL CARRADIO SIGNAL PROCESSOR

PRODUCT PREVIEW

INPUTS:


- QUASI DIFFERENTIAL STEREO INPUT FOR CD
- DIFFERENTIAL STEREO INPUTS FOR PHONE, NAVIGATION, FM, AM
- SINGLE-ENDED INPUT FOR CASSETTE
- FOUR INDEPENDENT INPUT MULTIPLEXER AND GAIN STAGES
- ENVELOPE-DETECTOR FOR AM-NOISEBLANKING
- MIXING OF PHONE AND NAVIGATION
- DC-CONNECTION TO DSP
- DUAL MPX INPUTS

■ OUTPUTS:

- 6 OUTPUT CHANNELS WITH INDEPENDENT VOLUME CONTROL
- 4 MAIN OUTPUT CHANNELS WITH ADDITIONAL INPUT SELECTOR FOR PHONE AND/OR NAVIGATION OR CD
- OUTPUTS FOR UP TO 4V rms
- AC-CONNECTION FROM DSP

■ DIGITAL CONTROL:

- SPI-BUS OR I²C BUS INTERFACE (SELECTABLE)
- DIRECT MUTE FOR THE OUTPUT STAGES AND/OR HIGH IMPEDANCE MPX MUTE




DESCRIPTION

The Linedriver handles all analog input- and output-signals for the Digital Carradio Signal Processor TDA7501. The device contains four independent input multiplexers to select the sources for the DSP's four AD-converters. Four additional gain stages allow an adaptation to run the ADCs in best S/N condition.

The six outputs have independent volume stages with a large dynamic range. Using a 12V-supply the outputs are able to drive up to 4Vrms.

BLOCK DIAGRAM



April 1999 1/18

SUPPLY

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
V_{dd}	Supply Voltage		7.5	8.3	10	V
V _P	Output Supply Voltage			12		V
I _{S8}	Supply Current V _{dd}	$V_{dd} = 8.3V$		15		mA
I _{S12}	Supply Current V _P	V _P = 12V		15		mA
SVRR	Ripple Rejection @ 1kHz			60		dB


ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V_{DDmax}	Operating Supply Voltage V _{DD}	10.5	V
V_{Smax}	Operating Supply Voltage V _s	13.0	V
T _{amb}	Operating Temperature Range	-40 to 85	°C
T _{stg}	Storage Temperature Range	-55 to +150	°C

ESD:

All pins are protected against ESD according to the MIL883 standard.

PIN CONNECTION



THERMAL DATA

Symbol	Parameter	Value	Unit
R _{th j-pins}	Thermal Resistance Junction-pins Max.	65	°C/W

ELECTRICAL CHARACTERISTICS ($V_{DD} = V_S = 8.3V$; $T_{amb} = 25$ °C; $R_L = 10k\Omega$; all gains = 0dB; f = 1kHz; unless otherwise specified)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
GENERAL						
V _{CL}	Input Clipping Level			2.3		V _{RMS}
S _{IN}	Input Separation		80	100		dB
G _{IN MIN}	Min. Input Gain			0		dB
G _{IN MAX}	Max. Input Gain			15		dB
G _{STEP}	Step Resolution			1		dB
V _{DC}	DC Steps	Adjacent Gain Steps		0.5		mV
		G _{MIN} to G _{MAX}		5		mV
d _{IN}	Distortion	$V_{OUT} = 0.7V_{RMS}$		0.002	0.08	%
V_{DCout}	Output DC-voltage	pins 4144		1.65		V
Rout	Output impedance			3		kΩ
QUASI DIF	FERENTIAL CD STEREO INPUT (non inverting)	•	•		
Rin	Input Resistance (see Fig. 2)	Differential	70	100	130	kΩ
CMRR	Common Mode Rejection Ratio	V _{CM} = 1V _{RMS} @ 1kHz	45	70		dB
		V _{CM} = 1V _{RMS} @ 10kHz	45	60		dB
V _N	Output-Noise	20Hz - 20kHz; unweighted		2.5		μV
DIFFEREN	TIAL PHONE/NAVIGATION/FM/A	M INPUT (inverting)		•		
R _{in}	Input Resistance (see Fig. 3)		35	50	65	kΩ
CMRR	Common Mode Rejection Ratio	V _{CM} = 1V _{RMS} @ 1kHz	40	70		dB
		V _{CM} = 1V _{RMS} @ 10kHz	40	60		dB
AM IF INPU	T .		•	•		
R _{in}	Input Resistance		35	50	65	kΩ
CASSETTE	INPUT (non inverting)					
R _{in}	Input Resistance		70	100	130	kΩ
AM/FM-LE\	/EL INPUT	•		•		
R _{in}	Input Resistance		70	100	130	kΩ
V_{min}	Minimum Input Voltage		-0.4			V
V _{max}	Maximum Input Voltage				7	V
Dual MPX o	control (pin TUNER-)	•				
V _{CTRLMPX1}	Control voltage for MPX 1+2	MPX1 -> MPX1 + MPX2		1.5		V
V _{CTRLMPX2}	Control voltage for MPX2	MPX1 + MPX1 -> MPX2		4		V
V _{CTRLMPX3}	Control voltage for MPX 1+2	MPX2 -> MPX1 + MPX2		3.5		V
V _{CTRLMPX4}	Control voltage for MPX1	MPX1 + MPX2 -> MPX2		1		V
SPEAKER	OUTPUTS	•	•	•		
R _{in}	Input Impedance		35	50	65	kΩ
G _{MAX}	Max. Gain	single supply mode dual supply mode		15 21		dB dB
A _{MAX}	Max. Attenuation	single supply mode dual supply mode		-79 -73		dB dB

ELECTRICAL CHARACTERISTICS (continued)


Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
A _{STEP}	Step Resolution			1		dB
Амите	Output Mute Attenuation		80	100		dB
E _E	Attenuation Set Error	from +15 to -40dB			2	dB
V_{DC}	DC Steps	Adjacent Attenuation Steps		0.1	3	mV
V _{DCOUT}	Output DC-voltage	single supply mode dual supply mode		4.15 outref		V
V _{CLIP}	Output Clipping Level	$d = 0.3\%, V_{CC} = V_{DD} = 8.3V$ gain = 0dB gain = 6dB		2.3 2.8		V _{RMS} V _{RMS}
		$d = 0.3\%, V_{CC} = 12V$ $V_{DD} = 8.3V$ gain = 0dB		4		V _{RMS}
R_L	Output Load Resistance	AC-coupled	5			kΩ
C _L	Output Load Capacitance				10	nF
R _{OUT}	Output Impedance			30	120	Ω
V _N	Output Noise	BW = 20Hz-20kHz muted 0dB muted 6dB gain = 0dB gain = 6dB		3 7.5 10 13		μV μV μV μV
S/N	Signal to Noise Ratio	$BW = 20Hz-20kHz V_O = 2V_{RMS}$ $V_O = 4V_{RMS}$		106 110		dB dB
d _{out}	distortion	V _{OUT} = 1V _{RMS} ; all stages 0dB		0.005	0.08	%
S _C	Channel Separation left/right		80	100		dB
ADCVDDRE	EF (CODEC reference)					
I _{maxadc}	Max. Output Current	pin 40			5	mA
BUS INPUT	'S					
V _{low}	Voltage for logic "0"	inputs SEL, SCL,SDA,MUTE		0.8		V
V_{high}	Voltage for logic "1"	inputs SEL, SCL,SDA,MUTE		2.4		V

DESCRIPTION OF THE INPUT PART

On the input side, the DSPLD (see figure 1) connects the external audio- and tuner-signals to the four AD-converters of the Digital Carradio Signal Processor TDA7500. The audio signals are adjusted by the input gain stage to the internal refer-

ence signal with 2V rms referred to 4.15V (=V33 \tilde{A} 1.2575). The following CODEC-interface attenuates the 2V_{rms} to 0.8V_{rms} referred to the CODEC's reference voltage of 1.65V which allows a DC-coupling to the TDA7500.

Figure 1. Input part.



Input Stages

The decive offers several input stages for the different signals which have to be handled by the system. A quasi differential input (see figure 2) can be used for (external) CD-changer. The two mono differential inputs allow the connection of Phone and Navigation (see figure 3) or it could be used as fully differential stereo input. Additionally a single-ended stereo input is available for Cassette applications. The lower part of the input

section is dedicated to the tuner signals. Another quasi differential input (see figure 4) is used to connect AM and FM referred to the tuner reference (Tuner-). This concept supports also double tuner systems. Also two seperate level inputs are present which are followed by level-shifters to allow the use of the TDA7500's ADCs. For AM noise blanking an envelope-detector driven by the AM-IF is also available.

Figure 2. Quasi differential input-stage.




Figure 3. Mono differential input-stage.





Figure 4. Differential input-stage for AM/FM.




Dual MPX mode

The TDA7501 is able to support a twin tuner concept via the Dual-MPX-Mode. In this configuration the MPX-pin and the AM-pin are acting as MPX1 and MPX2 inputs. The DC-Voltage at the TUNER--pin controls whether one or

both MPX-signals are used to decode the stereo FM-signal (see figure 4 Please note that the thresholds have a hysteresis of 500mV. During this mode the highohmic-mute acts on both inputs in parallel.

For the programming of the Dual-MPX-Mode see the programming section.

Figure 4. Block diagram Dual MPX.



DESCRIPTION OF THE OUTPUT PART

The TDA7501 has 6 independent outputstage with volume control. The first 4 (main) outputs have an input selector which allows to select besides the DAC-outputs CD-direct or Phone/Navigation-mix. In addition one can mix the SPKR1 with Phone/Navigation so that traffic or navigation announcements can bypass the DSP (see figure 5).

The TDA7500 CODEC outputs have a maximum

output voltage of 0.5Vrms . To obtain 4Vrms , (in the dual supply mode only) the signal is first amplified to have a reference amplitude of 2V rms. The following volume stage offers up to 15dB gain which gives along with the programmable 6dB gain in the output-stage enough overdrive capability. To achieve the maximum output swing of 4Vrms the device must be supplied with an additional supply of 12V. With a single supply (Vdd =VCC = 8.3V) 2.8Vrms are obtained at the output at maximum.

Figure 5. Output part.





Figure 6. Level-diagram.



REFERENCE CONCEPT

For the input section the TDA7501 generates the internal reference voltage by multiplying the V33 voltage by 1.2575.

The V33 voltage is also buffered and fed back to the CODEC where it is used to generate all necessary references. For best performance it is recommended to filter the V33 reference pin by means of a passive second order lowpass as shown in figure 7 This concept allows a direct DC coupling between the TDA7501 and the DSP


because of the accurate matching of DC levels. On the output side the TDA7501 offers two main

modes: a single supply and a dual supply mode.

Dual supply mode

In this mode the outputs are able to provide up to 4V rms with a minimum supply V_{CC} of 12V as well as a output reference voltage set to half of V_{CC} (bit D0 of the mode select byte set to '1'). If the switch D1/byte mode select is open the output reference voltage must be defined externally e.g. a zener diode with RC-lowpass. If the switch is closed the reference voltage will be half of V cc and only an external capacitor has to be added.

Figure 7. Reference voltage generation



Single supply mode

If V_{CC} and V_{dd} are connected to a single supply the maximum possible output swing is about 2.8V rms . The output reference voltage pin can be left open or otherwise the internal voltage divider can be used to generate for the outputs a $V_{CC}/2$ reference.

DIGITAL BUS

The TDA7501 digital interface offers two different protocols: SPI and I^2C . To select I^2C -mode the SEL-pin has to beconnected to V_{DD} . If the voltage at the SEL-pin is more than about 1V below the

V_{DD} voltage the interface switches to SPI-mode. In both cases the interface is able to work with a 3.3V microprocessor as well as with a 5V microprocessor. For details of both protocols refer to the programming section.


SPI BUS MODE

Interface protocol

The TDA7501 SPI interface protocol comprises:

- a subaddress and
- a sequence of n databytes each consisting of 8 bits (see figure 8).

Figure 8. Timing diagram for the SPI bus mode.




I²C BUS MODE

Interface Protocol

The interface protocol comprises:

- -a start condition (S)
- -a chip address byte (write mode only)
- -a subaddress byte
- -a sequence of data (N-bytes + acknowledge)
- -a stop condition (P)



ACK = Acknowledge

S = Start

P = Stop

SOFTWARE SPECIFICATION FOR BOTH MODES

Auto increment

If bit I in the subaddress byte is set to "1", the autoincrement of the subaddress is enabled.

Reset condition

A Power-On-Reset is invoked if the Supply-Voltage V dd is below than 3.5V. After POR the following data is written automatically into the registers of all subaddresses:

MSB							LSB
1	1	1	1	1	1	1	0

The programming after POR is marked bold-face in the programming tables.
With this programming all the outputs are muted

to their corresponding reference voltages.

Subaddresses

MSB							LSB	. Name
D7	D6	I	D4	SA3	SA2	SA1	SA0	Hame
				0 0 0 0 0 0 0 0 1 1 1 1	0 0 0 1 1 1 1 0 0 0	0 0 1 1 0 0 1 1 0 0	0 1 0 1 0 1 0 1 0 1 0 1	Input selector 1L Input selector 1R Input selector 2L Input selector 2R Bypass selector Configuration Mode select Output selector Volume 1L Volume 1R Volume 2L Volume 3L Volume 3R
		0						Autoincrement mode off Autoincrement mode on
0	0		0					must be "0"

Input selector 1L..3R, bits D₇ ..D₃ (subaddresses 0..3)

MSB							LSB	Function
D ₇	D 6	D ₅	D ₄	D ₃	D ₂	D ₁	\mathbf{D}_0	i dilotion
				0 1				mute off on
0 0 0 0 0 0 0 0 1 1 1 1 1 1 1	0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 1 1 1 1	0 0 1 1 0 0 0 1 0 0 1 1 0 0 0 1	0 1 0 1 0 1 0 1 0 1 0 1 0 1					gain 15dB 14dB 13dB 12dB 11dB 10dB 9dB 8dB 7dB 6dB 5dB 4dB 3dB 2dB 1dB

Input selector 1L, bits $D_2 ... D_0$ (subaddresses 0)

MSB						LSB	Function			
D ₇	D ₆	D ₅	D_4	D ₃	D ₂	D ₁	\mathbf{D}_0	i dilotton		
					0 0 0 0 1 1 1	0 0 1 1 0 0 1	0 1 0 1 0 1 0	source select CDL Phone/FDL Navigation/FDR Phone/Navigation mix CassL MPX-RDS AM AM-level		

Input selector 1R, bits $D_2 ... D_0$ (subaddresses 1)

MSB					LSB	Function		
D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	\mathbf{D}_0	1 dilotion
					0	_	0	source select
					0	0	0 1	Phone/FDL
					0	1	0	Navigation/FDR
					0	1	1	Phone/Navigation mix
					1	0	0	CassR
					1	0	1	MPX-RDS
					1	1	0	FM (or MPX1/MPX2 in Dual MPX mode)
					1	1	1	AM-spikes

Input selector 2L, bits $D_2 ... D_0$ (subaddresses 2)

MSB						LSB	Function	
D_7	D ₆	D ₅	D_4	D ₃	D_2	D ₁	\mathbf{D}_0	1 dilotion
					0 0 0 0 1 1 1	0 0 1 1 0 0 1	0 1 0 1 0 1 0	source select CDL Phone/FDL Navigation/FDR Phone/Navigation mix CassL AM FM-level AM-level

Input selector 2R, bits D₂ ..D₀ (subaddresses 3)

MSB						Function		
D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	\mathbf{D}_0	T unotion
					0 0 0 0 1 1 1	0 0 1 1 0 0 1	0 1 0 1 0 1 0	source select CDR Phone/FDL Navigation/FDR Phone/Navigation mix CassR MPX-RDS FM (or MPX1/MPX2 in Dual MPX mode) AM-spikes

Bypass selector (subaddress 4)

MSB					LSB	Function		
D ₇	D ₆	D ₅	D ₄	D ₃	D_2	D ₁	\mathbf{D}_0	1 dilonon
					0 0 0 0 1 1 1 1	0 0 1 1 0 0 1	0 1 0 1 0 1 0	mix level phone/navigation 0/mute -1.6dB/-15.5dB -3.6/-9.6dB -6/-6dB -9.6/-3.6dB -15.5/-1.6dB mute/0dB mute
				1				must be "1"
0 0 0 0 0 0 0 0 1 1 1 1 1 1 1	0 0 0 1 1 1 1 0 0 0 1 1 1 1 1	0 0 1 1 0 0 0 1 0 0 1 1 0 0 0 1	0 1 0 1 0 1 0 1 0 1 0 1 0 1					gain 15dB 14dB 13dB 12dB 11dB 10dB 9dB 8dB 7dB 6dB 5dB 4dB 3dB 2dB 1dB 0dB

Mode select (subaddress 5)

MSB							LSB	Function	
D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	\mathbf{D}_0	i unction	
							0	output gain odB +6dB	
						0 1		reference voltage setting for output internal reference (V33*1.25) external reference	
					0 1			internal divider for output reference voltage connected to VCC/2 disconnected	
				0 1				fastcharge (switches at CD input) open closed	
			1					must be "1"	
		0 1						RDS-mute (high impedance) muted unmuted	
	0 1							mute pin function I "0" does not activate the output mute "1" activates the output mute	
0 1								mute pin function II "0" activates the high impedance mute "1" does not activate the high impedance mute	

Configuration (subaddress 6)

MSB						LSB	Function	
D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	\mathbf{D}_0	i unction
						0 0 1 1	0 1 0 1	AM-IF rectifier gain +18dB +15.5dB +12dB +6dB
				0 0 1 1	0 1 0 1			AM-IF rectifier corner frequency 14kHz 18.5kHz 28kHz 56kHz
			1					must be "1"
		0 1						Dual MPX mode on (control through Tuner-voltage) off
0 0 1 1	0 1 0 1							forced Dual MPX control MPX1 (allows automatic selection) MPX2 (overwrites automatic selection) MPX1+MPX2 (overwrites automatic selection) MPX1 (overwrites automatic selection)

Output selector (subaddress 7)


MSB							Function	
D ₇	D ₆	D ₅	D ₄	D ₃	D_2	D ₁	\mathbf{D}_0	- Tunction
						0 0 1 1	0 1 0 1	source select SPKR 1L Bypass CDL Phone/Navigation mix / IN1L IN1L
				0 0 1 1	0 1 0 1			source select SPKR 1R Bypass CDL Phone/Navigation mix / IN1R IN1R
		0 0 1 1	0 1 0 1					source select SPKR 2L Bypass CDL mute IN2L
0 0 1 1	0 1 0 1							source select SPKR 2R Bypass CDL mute IN2R

Volume speaker outputs (subaddresses 8...13)

MSB						Function		
D ₇	D ₆	D ₅	D_4	D ₃	D ₂	D ₁	\mathbf{D}_0	T dilonon
1	0	0	0	1	1	1	1	+15dB
:	:	:	:	l ;	;	;	;	:
1	0	0	0	0	0	0	1	+1dB
1	0	0	0	0	0	0	0	0dB
0	0	0	0	0	0	0	0	0dB
0	0	0	0	0	0	0	1	-1dB
1 :	:	:	:	:	:	:	:	:
0	0	0	0	1	1	1	1	-15dB
0	0	0	1	0	0	0	0	-16dB
1 :	:	:	:	:	:	:	:	:
0	1	0	0	1	1	1	0	-78dB
0	1	0	0	1	1	1	1	-79dB
х	1	1	х	х	х	х	Х	Mute

The unused subaddresses 14/15 must be programmed to "11111110" to allow software compatibility to future extensions.


Figure 9. Application diagram.




4

DIM.		mm		inch								
Dilwi.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.						
Α			1.60			0.063						
A1	0.05		0.15	0.002		0.006						
A2	1.35	1.40	1.45	0.053	0.055	0.057						
В	0.30	0.37	0.45	0.012	0.014	0.018						
С	0.09		0.20	0.004		0.008						
D		12.00			0.472							
D1		10.00			0.394							
D3		8.00			0.315							
е		0.80			0.031							
Е		12.00			0.472							
E1		10.00			0.394							
E3		8.00			0.315							
L	0.45	0.60	0.75	0.018	0.024	0.030						
L1		1.00			0.039							
K	0°(min.), 3.5°(typ.), 7°(max.)											

OUTLINE AND MECHANICAL DATA





Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specification mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics © 1999 STMicroelectronics - Printed in Italy - All Rights Reserved

STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - France - Germany - Italy - Japan - Korea - Malaysia - Malta - Mexico - Morocco - The Netherlands - Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A.

http://www.st.com

