

BIPOLAR ANALOG INTEGRATED CIRCUIT

μ PC1876

US MTS DECODER

DESCRIPTION

The μ PC1876 is an integrated circuit for US MTS (Multi Channel Television Sound) system. All functions for US MTS system are provided on one chip. The μ PC1876 has built-in SAP (Sub Audio Program) discrimination error protection circuit.

FEATURES

- BTSC (USA) standard demodulator (Stereo demodulation and TV-dbx noise reduction)
- Only four adjustments (2 separation, 1 stereo VCO, 1 filter)
- Supply voltage: 8 V to 10 V
- Circuit current: 27 mA TYP. (Supply voltage: 9 V)
- Input and output level (L+R, 100% modulation)
 - Input level: 0.42 V_{p-p}
 - Output level: 1.41 V_{p-p}

APPLICATION

- TV sets and VCRs for North America

ORDERING INFORMATION


Part Number	Package
μ PC1876GT	42-pin plastic SSOP (9.53 mm (375))

The μ PC1876 is available only to licensees of THAT Corporation.


Please contact: (03) 5790-5391 (Japan)
(508) 229-2500 (USA)

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.

SYSTEM BLOCK DIAGRAM (TV)



BLOCK DIAGRAM



Notes 1. Do not leave the Internally Connected (IC) pin open because it is a base-open pin. Connect this pin to Vcc or GND.

2. Am: Amplitude modulation (Carrier frequency is 31.5 kHz (2fH))

Remark Use the following for external parts.


Resistor (*) : Metal film resistor (±1%). Unless otherwise specified; ±5%

Capacitors (**): Tantalum capacitor (±10%). Unless otherwise specified; ±20%

Variable resistors: ±10%

PIN CONFIGURATION (Top View)

42-pin plastic SSOP (9.53 mm (375))



CONTENTS




1. INTERNAL EQUIVALENT CIRCUITS	6
2. FUNCTION OF EACH BLOCK	13
2.1 Stereo Demodulation Block	14
2.2 SAP Demodulation Block	15
2.3 dbx Noise Reduction Block	15
2.4 Matrix Block	17
3. EXPLANATION OF EACH FUNCTION	18
3.1 Mode Matrix Table	18
3.2 MATRIX MUTE Pin	18
3.3 F-MONAUURAL SELECTION Pin	19
3.4 STEREO/SAP SWITCH Pin	19
3.5 SAP 1/2 SWITCH Pin	19
4. PRECAUTIONS	20
4.1 Impedance of Input Pins and Output Pins	20
4.2 Output Load Impedance	20
4.3 Cautions on External Components	21
4.4 Change of Electrical Characteristics Depending on External Components	21
4.5 BIAS (1.5 V) Pin	21
5. ADJUSTMENT PROCEDURE	22
5.1 Stereo VCO Adjustment	22
5.2 Filter Adjustment	22
5.3 Separation Adjustment	22
5.4 SAP VCO Adjustment	23
5.5 List of Pin Settings in Adjustment	23
6. ELECTRICAL SPECIFICATIONS	24
7. MEASURING CIRCUIT	35
8. DIFFERENCES BETWEEN THE μ PC1876GT AND μ PC1872GT	36
9. PACKAGE DRAWING	37
10. RECOMMENDED SOLDERING CONDITIONS	38

1. INTERNAL EQUIVALENT CIRCUITS

(1/7)

Pin Number	Pin Name	Symbol	Internal Equivalent Circuit
1	COMPOSITE SIGNAL INPUT	COM	
2	SAP BPF OUTPUT	SBO	
3	SAP DISCRIMINATION FILTER INPUT	SDI	

Pin Number	Pin Name	Symbol	Internal Equivalent Circuit
4	SAP DISCRIMINATION FILTER	SDT	
5	NOISE DETECTION FILTER	NDT	
6	SAP SINGLE OUTPUT	SOT	Same as SBO pin
7	SAP SINGLE INPUT	SI	Same as COM pin
8	STEREO VCO FREE-RUN MONITOR SWITCH	fHSW	
9	VARIABLE EMPHASIS OUTPUT	VEO	Same as SBO pin
10	WIDE-BAND VCA INPUT	WBVI	Same as COM pin
11	POWER SUPPLY (9 V)	Vcc	

Pin Number	Pin Name	Symbol	Internal Equivalent Circuit
12	SPECTRAL RMS OFFSET ABSORPTION	SRB	<p>Pin 13 is the same as pin 12.</p> 
13	WIDE-BAND RMS OFFSET ABSORPTION	WRB	
14	TIMING CURRENT SETTING	ITI	<p>Pin 16 is the same as pin 15.</p> 
15	WIDE-BAND RMS SETTING	WBA	
16	SPECTRAL RMS SETTING	SPA	
17	SPECTRAL RMS TIMING	STI	
18	WIDE-BAND RMS TIMING	WTI	Same as STI pin

Pin Number	Pin Name	Symbol	Internal Equivalent Circuit
19	LED GND	LGND	
20	DC OUTPUT	DCO	
21	SAP LED DRIVER	SAPL	
22	STEREO LED DRIVER/ STEREO VCO FREE-RUN MONITOR	STL	
23	SAP1/2 SWITCH	SAP1/2	
24	STEREO/SAP SWITCH	ST/SAP	Same as SAP1/2 pin
25	MATRIX MUTE	MUTE	
26	F-MONAUURAL SELECTION	FMONO	Same as MUTE pin
27	INTERNAL CONNECTION	IC	Same as MUTE pin ^{Note}

Note Do not leave the Internally Connected (IC) pin open because it is a base-open pin. Connect this pin to Vcc or GND.

Pin Number	Pin Name	Symbol	Internal Equivalent Circuit
28	R CHANNEL OUTPUT	ROT	
29	L CHANNEL OUTPUT	LOT	Same as ROT pin
30	VCA OFFSET ABSORPTION	VOA	
31	SIGNAL GND	GND	
32	MONAURAL OFFSET ABSORPTION 1	MOA1	Same as COM pin
33	MONAURAL OFFSET ABSORPTION 2	MOA2	Same as SBO pin
34	1/2 V _{cc} FILTER	VRE	

Pin Number	Pin Name	Symbol	Internal Equivalent Circuit
35	BIAS (1.5 V)	1.5 V	
36 37	SAP VCO SETTING FILTER ADJUSTMENT	SAPVA FLTA	
38	STEREO VCO SETTING	STVA	

(7/7)

Pin Number	Pin Name	Symbol	Internal Equivalent Circuit
<p>39</p> <p>40</p>	<p>PILOT DISCRIMINATION FILTER 1</p> <p>PILOT DISCRIMINATION FILTER 2</p>	<p>PD1</p> <p>PD2</p>	
<p>41</p> <p>42</p>	<p>PHASE COMPARATOR FILTER 1</p> <p>PHASE COMPARATOR FILTER 2</p>	<p>ϕD1</p> <p>ϕD2</p>	

2. FUNCTION OF EACH BLOCK

In the US, TV audio signals are broadcast in FM modulation. The stereo (L-R), Sub Audio Program (SAP) and telemetry signals are multiplexed in a higher frequency band than the monaural (L+R) signal (50 Hz to 15 kHz). The US MTS system base-band spectrum is described before:

Figure 2-1. US MTS System Base-Band Spectrum




Table 2-1. US MTS System Base-Band Spectrum

		Signal frequency band	Signal processing system	Maximum audio carrier deviation (kHz)
Monaural signal (L+R)		50 Hz to 15 kHz		25
Stereo pilot signal		15.734 kHz	Only stereo broadcasting	5
Stereo signal (L-R)		50 Hz to 15 kHz	AM modulation (carrier frequency $2 f_H$), dbx noise reduction processing	50
Sub Audio Program (SAP) signal		50 Hz to 10 kHz	FM modulation (carrier frequency $5 f_H$, maximum frequency deviation 10 kHz) dbx noise reduction processing	15
Telemetry signal	Audio	0 to 3.4 kHz	FM modulation (carrier frequency $6.5 f_H$, maximum frequency deviation 3 kHz)	3
	Data	0 to 1.5 kHz		

2.1 Stereo Demodulation Block

(1) Stereo LPF

Filter eliminates the Sub Audio Program (SAP) signal ($5 f_H$) and telemetry signal ($6.5 f_H$) residing anywhere around 5 to $6 f_H$.

The internal L–R demodulator, which uses the double-balanced circuit, demodulates L–R signal by multiplication of L–R signal with the signal at L–R carrier frequency ($2 f_H$). The L–R signal tends to be interfered by the $6 f_H$ signal because a square waveform is used as the switching carrier in this method. To eliminate the interference, the μ PC1876 incorporates $5 f_H$ and $6 f_H$ traps.

Adjust the current value output from the FLTA pin for the filter response.

(2) Stereo phase comparator

The $8 f_H$ signal generated at the stereo VCO is divided by 8 (4×2) and then multiplies it with the pilot signal passed through the stereo LPF. The two signals differ from each other by 90 degrees in terms of phase.

The resistor and capacitor connected to the $\phi D1$ and $\phi D2$ pins form a filter which smoothes the phase error signal output from the phase comparator, converting the error signal to the DC voltage. When the voltage difference between the $\phi D1$ and $\phi D2$ pins becomes 0 V (strictly speaking, not 0 V by the internal offset voltage), the stereo VCO runs at $8 f_H$.

The lag/lead filter externally connected to the $\phi D1$, $\phi D2$ pins determines the capture range.

(3) Stereo VCO

Runs at $8 f_H$ with the internal capacitor. Adjust the current value output from the STVA pin for the frequency.

(4) Divider (Flip-flop)

Produces the inphase f_H signal and the f_H signal which is different 90 degrees from the input pilot signal by dividing the $8 f_H$ frequency by 4×2 from the stereo VCO.

(5) Pilot discrimination phase comparator (Level detector)

Multiplies the pilot signal from the COM pin with the inphase f_H signal from the divider. The produced signal is applied to the external filter connected to the PD1, PD2 pins. The signal is smoothed out to make DC voltage for judging whether to turn on or off the stereo LED.

(6) Pilot canceller

The f_H signal from the divider is added in the stereo f_H signal at the resistor matrix depending on the level of the input pilot signal to cancel the pilot signal.

(7) L+R LPF

This LPF, having traps at f_H and 24 kHz each, allows only the monaural signal to pass through. The filter response is adjusted by the current value output from the FLTA pin.

(8) De-emphasis

$75 \mu s$ de-emphasis filter for the monaural signal. The filter response is adjusted by the current value output from the FLTA pin.

(9) L–R AM demodulator

Demodulates the L–R AM-DSB modulated signal by multiplying with the $2f_H$ signal which is synchronized to the pilot signal. The $2 f_H$ square wave is used as the switching carrier.

2.2 SAP Demodulation Block

(1) SAP BPF

Picks up the SAP signal by the 50 kHz and 102 kHz traps, and response peak at 5 f_H .
Adjust the current value output from the FLTA pin for the filter response.

(2) Noise BPF

The μ PC1876 monitors signals picked up by noise BPF ($f_0 \cong 180$ kHz), and distinguish noises from signals. By this method, the μ PC1876 prevents misoperating on SAP detection in a weak electric field.
Adjust the current value output from the FLTA pin for the filter response.

(3) Noise detector

Performs full-wave rectification of noise which has passed through noise BPF to change it to the DC voltage and input it to comparator. When the noise level exceeds the reference level, the stereo LED and SAP LED are turned off, and the stereo and SAP demodulation are stopped.
Adjust the value of the resistor and capacitor connected to the NDT pin for the sensitivity and time constant of the noise detection circuit.

(4) SAP detector

Performs synchronized detection of the SAP signal which has passed through the SAP BPF, and smoothes it with the SDT pin and input it to the comparator. When receiving the SAP signal, the SAP LED is turned on.

(5) SAP demodulator

The SAP demodulator consists of the phase detector, loop filter, and SAP VCO (PLL detection circuit).
The SAP VCO oscillates at 10 f_H , and performs phase comparison between the signal divided by 2 of the SAP VCO frequency and the SAP signal to make the PLL loop. Adjust the current value output from the SAPVA pin for the frequency of the SAP VCO.

(6) SAP LPF

Eliminates the SAP carrier and higher frequency buzz. The filter consists of a secondary LPF and f_H trap filter.
Adjust the current value output from the FLTA pin for the filter response.

2.3 dbx Noise Reduction Block

All the filters required for the TV-dbx noise reduction are incorporated. Adjust the current value output from the FLTA pin for these filter responses.

(1) LPF

The LPF has traps at f_H and 24 kHz each. The f_H trap filter minimizes interference to the dbx noise reduction by the f_H signal which is not synchronized with the pilot signal (e.g. leakage of the synchronous idle and buzz from the video signal).

(2) 408 Hz LPF

A de-emphasis filter. The transfer function is as follows:

$$T(f) = \frac{1+j \frac{f}{5.23 \text{ k}}}{1+j \frac{f}{408}}$$

(3) Variable emphasis

Also called spectral VCA and controlled by the spectral RMS. The transfer function is as follows:

$$S^{-1}(f, b) = \frac{1+j \frac{f}{20.1 \text{ k}} \cdot \frac{1+51 b}{b+1}}{1+j \frac{f}{20.1 \text{ k}} \cdot \frac{1+51}{b+1}}$$

b: Variable transferred from the spectral RMS for controlling

(4) Wide band VCA

A VCA whose operating frequency range is mainly low to mid frequencies and controlled by the wide band RMS. The transfer function is as follows:

$$W^{-1}(a) = a$$

a: Variable transferred from the wide-band RMS for controlling

(5) 2.19 kHz LPF

A de-emphasis filter. The transfer function is as follows:

$$T(f) = \frac{1+j \frac{f}{6.25 \text{ k}}}{1+j \frac{f}{2.19 \text{ k}}}$$

(6) Spectral RMS filter

A filter that limits the band width of the signal input to the RMS which controls the variable emphasis. The transfer function is as follows:

$$T(f) = \frac{\left(j \frac{f}{7.66 \text{ k}}\right)^2}{1+j \frac{f}{7.31 \text{ k}} + \left(j \frac{f}{7.66 \text{ k}}\right)^2} \cdot \frac{j \frac{f}{3.92 \text{ k}}}{1+j \frac{f}{3.92 \text{ k}}}$$

(7) Wide-band RMS filter

A filter that limits the band width of the signal input to the wide-band RMS which controls the wide band VCA. The transfer function is as follows:

$$T(f) = \frac{1}{1+j \frac{f}{2.09 \text{ k}}}$$

(8) Spectral RMS

Detects the RMS value of the signal which has passed through the spectral RMS filter and converts the signal to the DC voltage. The timing (release time) is determined by the current inside the μ PC1876 (I_T) and the capacitance of the external capacitor connected to the STI pin. Set I_T by the current value output from ITI pin.

(9) Wide band RMS

Detects the RMS value of the signal which has passed through the wide band RMS filter and converts the signal to the DC voltage. The timing (release time) is determined by the current inside the μ PC1876 (I_T) and the capacitance of the external capacitor connected to the WTI pin. Set I_T by the current value output from ITI pin for the setting of I_T .

2.4 Matrix Block**(1) Matrix**

Adds L+R signal and L-R signal to output L signal and subtracts L+R signal from L-R signal to output R signal.

(2) Mode selector

Selects the user selected mode among the monaural, stereo, SAP signals, and mute, and outputs it from the ROT and LOT pins.

3. EXPLANATION OF EACH FUNCTION

Caution Apply bias voltage to the F-MONAUURAL SELECTION pin, the MATRIX MUTE pin, the SAP 1/2 pin and the STEREO/SAP SWITCH pin. Don't leave those pins unconnected because those pins are base open. Loss current is 0.1 μA or less.

Mode matrix table is shown in 3.1, and functions of mode switch pins are explained in 3.2 to 3.5.

3.1 Mode Matrix Table

L, R SIGNAL OUTPUT pin matrix table

Broadcasting mode	Control pin			Output		LED ON/OFF		DC OUTPUT
	F-MONAUURAL SELECTION	STEREO/SAP SWITCH	SAP1/2 SWITCH	L CHANNEL OUTPUT	R CHANNEL OUTPUT	STEREO LED	SAP LED	
Monaural	-	-	-	L + R		OFF	OFF	L
Stereo	H	-	-	L	R	ON	OFF	L
	M	-	-	L + R		OFF		
	L	-	-	L + R		ON		
Monaural + SAP	H	H	-	L + R		OFF	ON	H
		L	H	L + R	SAP			
	M	L	-	SAP			OFF	L
		L	-	L + R			ON	H
		L	-	L + R			ON	H
Stereo + SAP	H	H	-	L	R	ON	ON	H
		L	H	L + R	SAP			
	M	L	-	SAP			OFF	L
		L	-	L + R			ON	H
		L	-	L + R			ON	H

Remark When the noise detector detects noise, both the stereo and the SAP demodulation circuit stop. The noise detector of the μPC1876 detects noise near 180 kHz that is 30 mV_{r.m.s.} (TYP.) or higher.

3.2 MATRIX MUTE Pin

The MATRIX MUTE pin controls muting of each output pin at muting operation.

Input signal level of the MATRIX MUTE	R CHANNEL OUTPUT L CHANNEL OUTPUT	SAP LED STEREO LED
H	Mute is ON	OFF
L	Mute is OFF	ON

3.3 F-MONAUURAL SELECTION Pin

When the F-MONAUURAL SELECTION is ON, the R CHANNEL OUTPUT and L CHANNEL OUTPUT output monaural (L+R) signal regardless of broadcasting mode.

The μPC1876 varies in pin function of the F-MONAUURAL SELECTION.

Input signal level of the F-MONAUURAL SELECTION	Output pin	R CHANNEL OUTPUT L CHANNEL OUTPUT
H		OFF
M		ON
L		

3.4 STEREO/SAP SWITCH Pin

Selecton pin of the L CHANNEL OUTPUT and R CHANNEL OUTPUT (Stereo signal/SAP signal).

Input signal level of the STEREO/SAP SWITCH	Output pin	R CHANNEL OUTPUT L CHANNEL OUTPUT
H		Stereo signal
L		SAP signal

3.5 SAP 1/2 SWITCH Pin

Selection pin of the L CHANNEL OUTPUT and R CHANNEL OUTPUT (SAP 1 mode/SAP 2 mode) when the STEREO/SAP SWITCH is L level (SAP signal is selected).

Input signal level of the SAP 1/2 SWITCH	Mode	L CHANNEL OUTPUT	R CHANNEL OUTPUT
H	SAP2	L + R signal	SAP signal
L	SAP1	SAP signal	

4. PRECAUTIONS

4.1 Impedance of Input Pins and Output Pins

Each impedance of input and output pins are the following.

	Pin name	Impedance
Input	COMPOSITE SIGNAL INPUT	80 k Ω
	SAP DISCRIMINATION FILTER INPUT	40 k Ω
	SAP SINGLE INPUT	80 k Ω
	WIDE BAND VCA INPUT	80 k Ω
	MONAURAL OFFSET ABSORPTION 1	80 k Ω
Output	SAP BPF OUTPUT	360 Ω
	SAP SINGLE OUTPUT	360 Ω
	VARIABLE EMPHASIS OUTPUT	360 Ω
	MONAURAL OFFSET ABSORPTION 2	360 Ω
	R CHANNEL OUTPUT	15 Ω
	L CHANNEL OUTPUT	15 Ω

Scattering rate of impedance is about $\pm 30\%$.

4.2 Output Load Impedance

If the L CHANNEL OUTPUT pin and the R CHANNEL OUTPUT pin are connected to GND through 10 k Ω resistor, they can drive 700 Ω load impedance.

And, when connecting a load capacitance over 100 pF to the L/R CHANNEL OUTPUT pins, parasitic oscillation can cause. In this case, insert a resistor between the L/R CHANNEL OUTPUT pins and the load capacitance. Note that the load capacitance changes by printed-wiring pattern of set.

Caution To insert the DC load resistor (R_L) between the L/R CHANNEL OUTPUT pins and GND, the R_L should be equal or more than 3 k Ω . Note that the DC current increments $4.5/R_L$ [A] per one output pin when inserting the R_L , because the medium potential is 4.5 V ($V_{CC} = 9$ V).

If the R_L is less than 3 k Ω , the distortion rate may become worse extremely.

4.3 Cautions on External Components

For stable temperature characteristics of stereo VCO, SAP VCO and filter, use the following for external components.

Pin name	External parts
SAP VCO SETTING	Metal film resistor (±1%), Cermet (Variable resistor) (±10%)
FILTER ADJUSTMENT	
STEREO VCO SETTING	

According to the license contract with THAT Corporation, use the following for external components.

★ With regard to the use of other external components, please contact to THAT Corporation.

Pin name	External parts
TIMING CURRENT SETTING	Metal film resistor (±1%)
WIDE BAND RMS TIMING	Tantalum capacitor (±10%)
SPECTRAL RMS TIMING	

4.4 Change of Electrical Characteristics Depending on External Components

- SAP sensitivity can be down by inserting a resistor between the SAP DISCRIMINATION FILTER pin and GND.
- Stereo sensitivity can be down by inserting a resistor between the STEREO VCO FREE-RUN MONITOR SWITCH pin and GND.
- Noise sensitivity can be changed by changing a resistor between the NOISE DETECTION FILTER pin and GND.
- Capture range can be changed by changing capacitor between the PHASE COMPARATOR FILTER pins φD1 and φD2. The smaller capacitor is, the wider capture range is, and the larger capacitor is, the narrower capture range is. Please be careful because stereo distortion rate become worse if capacitor is too small.
- In case noise detection circuit doesn't operate with stereo, it is necessary that capacitor between the PILOT DISCRIMINATION FILTER pins is about 2.2 μF (Protection for miss operation in the weak electric field). The time for changing to stereo, become longer if capacitor is too large.

4.5 BIAS (1.5 V) Pin

The BIAS (1.5 V) pin is the bias pin when adjusting the SAP VCO SETTING, the FILTER ADJUSTMENT, the STEREO VCO SETTING, the WIDE BAND RMS SETTING, and the SPECTRAL RMS SETTING pins with laser-trimming.

5. ADJUSTMENT PROCEDURE

Precise alignment of the dbx decoder is absolutely critical for optimum performance. Where possible, the alignment should be performed after the μ PC1876 is mounted in the chassis and with the video system active.

5.1 Stereo VCO Adjustment

Perform this adjustment with no signal applied.

- (1) Set the STEREO VCO FREE-RUN MONITOR SWITCH pin "H" by connecting it to the Vcc.
- (2) Measure the frequency of the STEREO LED DRIVER/STEREO VCO FREE-RUN MONITOR pin with a frequency counter, and adjust the variable resistor connected to the STEREO VCO SETTING pin for a measured frequency of 15.734 kHz \pm 50 Hz.
- (3) Set the STEREO VCO FREE-RUN MONITOR SWITCH pin unconnected.

5.2 Filter Adjustment

Perform this adjustment with the MATRIX MUTE pin "L" and the STEREO VCO FREE-RUN MONITOR SWITCH pin unconnected.

- (1) Short the capacitor across the PILOT DISCRIMINATION FILTER (PD1 and PD2) pins by connecting these pins together directly.
- (2) Apply a 15.734 kHz sin wave signal to the COMPOSITE SIGNAL INPUT pin at a level greater than 30 mV_{r.m.s.} (100 mV_{r.m.s.} is recommended).
- (3) Adjust the variable resistor connected to the FILTER ADJUSTMENT pin so that the AC output level at the RMS OFFSET ABSORPTION pin is minimized. This signal is best monitored through a band-pass filter (15.734 kHz). A recommended circuit is shown in **7. MEASURING CIRCUIT**.
- (4) Disconnect the short circuit across the PILOT DISCRIMINATION FILTER (PD1 and PD2) pins after adjustment.

5.3 Separation Adjustment

Perform this adjustment with the MATRIX MUTE pin "L", the STEREO VCO FREE-RUN MONITOR SWITCH pin unconnected, and the F-MONAUURAL SELECTION pin "H".

Verify that a L+R signal (100% modulation, 300 Hz, without noise reduction, pilot signal off) results in approximately 150 mV_{r.m.s.} at the COMPOSITE SIGNAL INPUT pin, and that a pilot-only signal results in approximately 30 mV_{r.m.s.} at the COMPOSITE SIGNAL INPUT pin.

- (1) Apply a composite signal (30% modulation, 300 Hz, L-only, with noise reduction) to the COMPOSITE SIGNAL INPUT pin.
- (2) Adjust the variable resistor connected to the WIDE-BAND RMS SETTING pin so that the output at the R CHANNEL OUTPUT pin is minimized.
- (3) Apply a composite signal (30% modulation, 3 kHz, L-only, with noise reduction) to the COMPOSITE SIGNAL INPUT pin.
- (4) Adjust the variable resistor connected to the SPECTRAL RMS SETTING pin so that the output at the R CHANNEL OUTPUT pin is minimized.
- (5) Repeat steps (1) and (2).

Caution Be sure to perform step (5).

5.4 SAP VCO Adjustment

Perform this adjustment with the filter unless otherwise recommended.

Be sure to adjust SAP VCO after **5.2. Filter adjustment**.

Usually, the filter and SAP VCO are adjusted simultaneously. For this reason, when this adjustment is performed, the applications of the SAP VCO SETTING pin and the FILTER ADJUSTMENT pin are modified to add variable resistor.

- (1) Input no signal to the COMPOSITE SIGNAL INPUT pin and measure the DC voltage of the SAP SINGLE OUTPUT pin.
- (2) Input SAP signal (5 f_H, no modulation) to the COMPOSITE SIGNAL INPUT pin. Adjust the variable resistor connected to the SAP VCO SETTING pin so that the DC voltage of the SAP SINGLE OUTPUT pin may match with the DC voltage measured in step (1).

5.5 List of Pin Settings in Adjustment

Adjustment \ Pin Name	SAP1/2	ST/SAP	MUTE	FMONO
Stereo VCO Adjustment	–	–	–	–
Filter Adjustment	–	–	L (OFF)	–
Separation Adjustment	–	–	L (OFF)	H (OFF)
SAP VCO Adjustment	–	–	L (OFF)	–

Remark –: Don't care.

6. ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings (T_A = +25°C)

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage	V _{CC}		11	V
LED driver current	I _D	Current fed into SAPL and STL pins	30	mA
Control pin voltage	V _{cont}	Voltage applied to fHSW, SAP1/2, ST/SAP, MUTE and FMONO pins	V _{CC} + 0.2	V
Input signal voltage	V _{in}	Voltage applied to COM pin	V _{CC}	V
Power dissipation	P _D	T _A = 75°C, in using the Universal (10 × 10 cm ²) Glass Epoxy Board	500	mW
Operating ambient temperature	T _A	V _{CC} = 9 V	-20 to +75	°C
Storage temperature	T _{stg}		-40 to +125	°C

Caution If any of the parameters exceeds the absolute maximum ratings, even momentarily, the device reliability may be impaired. The absolute maximum ratings are values that may physically damage the product. Be sure to use the product within the ratings.

Recommended Operating Conditions

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Supply voltage	V _{CC}		8.0	9.0	10.0	V
LED driver current	I _D	Current fed into SAPL and STL pins			25	mA
Output load impedance 1	R _{L1}	A.C. load impedance which can drive output from ROT and LOT pins. (at 100% modulation)	2			kΩ
Output load impedance 2	R _{L2}	A.C. load impedance which can drive output from SOT pin. (at 100% modulation)	10			kΩ
Input signal voltage	V _{in}	Signal voltage applied to COM pin	L + R signal (100% modulation)	0.424		V _{p-p}
		L - R signal (100% modulation)		0.848		V _{p-p}
		Pilot signal		0.0848		V _{p-p}
		SAP signal		0.254		V _{p-p}
Control pin voltage 1 (High)	V _{contH1}	SAP1/2, ST/SAP and MUTE pins	3.5		V _{CC}	V
Control pin voltage 1 (Low)	V _{contL1}		0		0.8	V
Control pin voltage 2 (High)	V _{contH2}	FMONO pin	3.5		V _{CC}	V
Control pin voltage 2 (Mid.)	V _{contM2}		1.5		2.5	V
Control pin voltage 2 (Low)	V _{contL2}		0		0.8	V

Electrical Characteristics (T_A = +25°C, RH ≤ 70%, V_{CC} = 9.0 V unless otherwise specified)

(1/2)

Parameter	Symbol	Test conditions	MIN.	TYP.	MAX.	Unit
Supply current	I _{CC}	No signal	19	27	38	mA
Stereo detection input sensitivity	ST _{SENSE}	f = 15.734 kHz, sine wave	9	13	18	mV _{r.m.s.}
Stereo detection hysteresis	ST _{HY}	Input stereo pilot signal only	5.0	7.5	10.0	dB
Stereo detection capture range	CC _H	V _{in} = 30 mV _{r.m.s.}	2.5	4.0	5.5	%
	CC _L	Input stereo pilot signal only	-5.5	-4.0	-2.5	%
SAP detection input sensitivity	SAP _{SENSE}	f = 78.67 kHz, 0% modulation Input SAP carrier only	17	23	30	mV _{r.m.s.}
SAP detection hysteresis	SAP _{HY}	f = 78.67 kHz, 0% modulation Input SAP carrier only	3.3	4.8	6.3	dB
Noise detection input sensitivity	NO _{SENSE}	Input sine wave Frequency: noise BPF peak point	21	30	40	mV _{r.m.s.}
Noise detection hysteresis	NO _{HY}	Input sine wave Frequency: noise BPF peak point	1.0	2.0	3.0	dB
Monaural total output voltage	V _{OMO}	f = 300 Hz, 100% modulation	450	500	550	mV _{r.m.s.}
Stereo total output voltage	V _{OST}	f = 300 Hz, 100% modulation	450	500	550	mV _{r.m.s.}
SAP total output voltage	V _{OSAP1}	f = 300 Hz, 100% modulation	400	500	600	mV _{r.m.s.}
SAP single output voltage	V _{OSAP2}	f = 300 Hz, 100% modulation Noise reduction : OFF	450	500	550	mV _{r.m.s.}
Difference between monaural L and R output voltage	V _{OLR}	f = 300 Hz, 100% modulation	-0.5	0	+0.5	dB
Monaural total frequency characteristics 1	V _{OMO1}	f = 1 kHz, 30% modulation (f = 300 Hz : 0 dB)	-0.5	0	+0.5	dB
Monaural total frequency characteristics 2	V _{OMO2}	f = 3 kHz, 30% modulation (f = 300 Hz : 0 dB)	-0.5	0	+0.5	dB
Monaural total frequency characteristics 3	V _{OMO3}	f = 8 kHz, 30% modulation (f = 300 Hz : 0 dB)	-0.8	0	+0.8	dB
Monaural total frequency characteristics 4	V _{OMO4}	f = 12 kHz, 30% modulation (f = 300 Hz : 0 dB)	-3.0	-1.5	-0.5	dB
Stereo total frequency characteristics 1	V _{OST1}	f = 1 kHz, 30% modulation (f = 300 Hz : 0 dB)	-0.5	0	+0.5	dB
Stereo total frequency characteristics 2	V _{OST2}	f = 3 kHz, 30% modulation (f = 300 Hz : 0 dB)	-0.5	0	+0.5	dB
Stereo total frequency characteristics 3	V _{OST3}	f = 8 kHz, 30% modulation (f = 300 Hz : 0 dB)	-1.7	-0.8	+0.1	dB
Stereo total frequency characteristics 4	V _{OST4}	f = 12 kHz, 30% modulation (f = 300 Hz : 0 dB)	-6.0	-4.0	-2.5	dB
SAP total frequency characteristics 1	V _{OSAP11}	f = 1 kHz, 30% modulation (f = 300 Hz : 0 dB)	-1.2	+0.3	+1.2	dB
SAP total frequency characteristics 2	V _{OSAP12}	f = 3 kHz, 30% modulation (f = 300 Hz : 0 dB)	-0.6	+0.5	+1.6	dB
SAP total frequency characteristics 3	V _{OSAP13}	f = 8 kHz, 30% modulation (f = 300 Hz : 0 dB)	-2.5	-0.5	+1.5	dB

(2/2)

Parameter	Symbol	Test conditions	MIN.	TYP.	MAX.	Unit
SAP single frequency characteristics 1	V _{OSAP21}	f = 1 kHz, 30% modulation (f = 300 Hz : 0 dB) Noise reduction : OFF	-0.5	0	+0.5	dB
SAP single frequency characteristics 2	V _{OSAP22}	f = 3 kHz, 30% modulation (f = 300 Hz : 0 dB) Noise reduction : OFF	-0.5	0	+0.5	dB
SAP single frequency characteristics 3	V _{OSAP23}	f = 8 kHz, 30% modulation (f = 300 Hz : 0 dB) Noise reduction : OFF	-1.0	0	+1.0	dB
Stereo channel separation 1	Sep ₁	f = 300 Hz, 30% modulation	27	32	-	dB
Stereo channel separation 2	Sep ₂	f = 1 kHz, 30% modulation	25	30	-	dB
Stereo channel separation 3	Sep ₃	f = 3 kHz, 30% modulation	27	35	-	dB
Monaural total distortion rate	THD _{MO}	f = 1 kHz, 100% modulation	-	0.1	0.5	%
Stereo total distortion rate 1	THD _{ST1}	f = 1 kHz, 100% modulation	-	0.3	1.5	%
Stereo total distortion rate 2	THD _{ST2}	f = 8 kHz, 30% modulation	-	0.8	1.8	%
SAP total distortion rate	THD _{SAP1}	f = 1 kHz, 100% modulation	-	0.5	2.0	%
SAP single distortion rate	THD _{SAP2}	f = 1 kHz, 100% modulation, Noise reduction : OFF	-	0.7	2.0	%
Cross talk 1 SAP → stereo	CT ₁	SAP: f = 3 kHz, 30% modulation Stereo: L-only, f = 800 Hz, 30% modulation	-	-60	-50	dB
Cross talk 2 stereo → SAP	CT ₂	SAP: f = 800 Hz, 30% modulation Stereo: L-only, f = 3 kHz, 30% modulation	-	-60	-50	dB
Total muting level	Mute	f = 1 kHz, 100% modulation	60	70	-	dB
LED driver saturation voltage	V _{OSAT}	I _D = 10 mA	-	0.1	0.3	V
dbx timing current	I _T	Current flowing into STI, WTI pins	7.1	7.5	7.9	μA
Inter-mode DC offset 1	V _{DOF1}	Mute → Monaural No signals	-50	0	+50	mV
Inter-mode DC offset 2	V _{DOF2}	Mute → Stereo Input pilot signal only	-50	0	+50	mV
Inter-mode DC offset 3	V _{DOF3}	Mute → SAP1 Input 5f _H signal only	-50	0	+50	mV
Monaural total S/N	S/N _{MO}	f = 300 Hz, 100% modulation Pre-emphasis : ON	65	68	-	dB
Stereo total S/N	S/N _{ST}	f = 300 Hz, 100% modulation	65	68	-	dB
SAP total S/N	S/N _{SAP}	Noise reduction : ON	70	80	-	dB
Reference voltage	V _{ref}	1.5 V pin	1.35	1.50	1.65	V
DC output saturation voltage	V _{OSAT2}	DCO pin, I = 1 mA	-	0.1	0.3	V

Electrical Characteristics Measurement List (T_A = +25°C, RH ≤ 70%, V_{CC} = 9.0 V)

(1/6)

Parameter	Symbol	Measurement
Supply current	I _{CC}	Current flowing to V _{CC} pin (no signal).
Stereo detection input sensitivity	ST _{SENSE}	Input signal (f = 15.734 kHz) to COM pin. Raise input voltage gradually until stereo LED turns ON. Then measure input voltage of COM pin.
Stereo detection hysteresis	ST _{HY}	Input signal (f = 15.734 kHz) to COM pin for stereo LED to be ON. Lower input voltage gradually until stereo LED turns OFF. Then assume input voltage "V". $ST_{HY} = 20 \log \frac{ST_{SENSE}}{V}$
Stereo detection capture range	CC	Input signal (f = 14.5 kHz, V _{in} = 0.0848 V _{p-p} [30 mV _{r.m.s.}]) to COM pin. Raise input frequency gradually until stereo LED turns ON. Then assume input frequency "f _{in1} ". $CC = \frac{15.734 \text{ [kHz]} - f_{in1}}{15.734 \text{ [kHz]}}$ Next, input signal (f = 17.0 kHz, V _{in} = 0.0848 V _{p-p} [30 mV _{r.m.s.}]) to COM pin. Lower input frequency gradually until stereo LED turns ON. Then assume input frequency "f _{in2} ". $CC = \frac{f_{in2} - 15.734 \text{ [kHz]}}{15.734 \text{ [kHz]}}$
SAP detection input sensitivity	SAP _{SENSE}	Input signal (f = 78.67 kHz, no modulation) to COM pin. Raise input voltage gradually until SAP LED turns ON. Then measure input voltage of COM pin.
SAP detection hysteresis	SAP _{HY}	Input signal (f = 78.67 kHz, no modulation) to COM pin for SAP LED to be ON. Lower input voltage gradually until SAP LED turns OFF. Then assume input voltage "V". $SAP_{HY} = 20 \log \frac{SAP_{SENSE}}{V}$
Noise detection input sensitivity	NO _{SENSE}	Apply 6.0 V to SDT pin. Input signal (f = 160 kHz, V _{in} = 10 mV _{r.m.s.}) to COM pin. Raise frequency and measure the DC voltage of NDT pin. At maximum voltage, raise input voltage gradually until SAP LED turns OFF. Then measure input voltage of COM pin.
Noise detection hysteresis	NO _{HY}	Apply 6.0 V to SDT pin. Input signal (f = 160 kHz, V _{in} = 90 mV _{r.m.s.}) to COM pin. Raise frequency and measure the DC voltage of NDT pin. At maximum voltage, lower input voltage gradually until SAP LED turns ON. Then assume input voltage of COM pin "V". $NO_{HY} = 20 \log \frac{NO_{SENSE}}{V}$
Monaural total output voltage	V _{OMO}	Set MUTE and FMONO pins to "L". Input monaural signal (100% modulation, f = 300 Hz) to COM pin. Measure output voltage of ROT pin. Execute the same operation for LOT pin.
Stereo total output voltage	V _{OST}	Set ST/SAP and FMONO pins to "H" and MUTE pin to "L". Input L-only signal (100% modulation, f = 300 Hz) to COM pin. Measure output voltage of LOT pin. Execute the same operation for ROT pin (R-only signal).
SAP total output voltage	V _{OSAP1}	Set FMONO pin to "H" and SAP1/2, ST/SAP, MUTE pins to "L". Input SAP signal (100% modulation, f = 300 Hz) to COM pin. Measure output voltage of ROT pin. Execute the same operation for LOT pin.
SAP single output voltage	V _{OSAP2}	Set FMONO pin to "H" and SAP1/2, ST/SAP, MUTE pins to "L". Input SAP signal (100% modulation, f = 300 Hz) to COM pin. Measure output voltage of SOT pin. (Noise reduction : OFF)

Parameter	Symbol	Measurement
Difference between monaural L and R output voltage	V_{OLR}	<p>Set MUTE and FMONO pin to "L". Input monaural signal (100% modulation, $f = 300$ Hz) to COM pin. Measure output voltage of ROT and LOT pin. Assume the output voltage of ROT pin "V_{ROT}" and the output voltage of LOT pin "V_{LOT}".</p> $V_{OLR} = 20 \log \frac{V_{ROT}}{V_{LOT}}$
Monaural total frequency characteristics 1	V_{OMO1}	<p>Set MUTE and FMONO pins to "L". Input monaural signal (30% modulation, $f = 300$ Hz) to COM pin. Assume output voltage of ROT pin "$V_{300(MO)}$". Input monaural signal (30% modulation, $f = 1$ kHz) to COM pin. Assume output voltage of ROT pin "$V_{1k(MO)}$".</p> $V_{OMO1} = 20 \log \frac{V_{1k(MO)}}{V_{300(MO)}}$ <p>Execute the same operation for LOT pin.</p>
Monaural total frequency characteristics 2	V_{OMO2}	<p>Set MUTE and FMONO pins to "L". Input monaural signal (30% modulation, $f = 300$ Hz) to COM pin. Assume output voltage of ROT pin "$V_{300(MO)}$". Input monaural signal (30% modulation, $f = 3$ kHz) to COM pin. Assume output voltage of ROT pin "$V_{3k(MO)}$".</p> $V_{OMO2} = 20 \log \frac{V_{3k(MO)}}{V_{300(MO)}}$ <p>Execute the same operation for LOT pin.</p>
Monaural total frequency characteristics 3	V_{OMO3}	<p>Set MUTE and FMONO pins to "L". Input monaural signal (30% modulation, $f = 300$ Hz) to COM pin. Assume output voltage of ROT pin "$V_{300(MO)}$". Input monaural signal (30% modulation, $f = 8$ kHz) to COM pin. Assume output voltage of ROT pin "$V_{8k(MO)}$".</p> $V_{OMO3} = 20 \log \frac{V_{8k(MO)}}{V_{300(MO)}}$ <p>Execute the same operation for LOT pin.</p>
Monaural total frequency characteristics 4	V_{OMO4}	<p>Set MUTE and FMONO pins to "L". Input monaural signal (30% modulation, $f = 300$ Hz) to COM pin. Assume output voltage of ROT pin "$V_{300(MO)}$". Input monaural signal (30% modulation, $f = 12$ kHz) to COM pin. Assume output voltage of ROT pin "$V_{12k(MO)}$".</p> $V_{OMO4} = 20 \log \frac{V_{12k(MO)}}{V_{300(MO)}}$ <p>Execute the same operation for LOT pin.</p>
Stereo total frequency characteristics 1	V_{OST1}	<p>Set ST/SAP, FMONO pins to "H" and MUTE pin to "L". Input L-only signal (30% modulation, $f = 300$ Hz) to COM pin. Assume output voltage of LOT pin "$V_{300(ST)}$". Input L-only signal (30% modulation, $f = 1$ kHz) to COM pin. Assume output voltage of LOT pin "$V_{1k(ST)}$".</p> $V_{OST1} = 20 \log \frac{V_{1k(ST)}}{V_{300(ST)}}$ <p>Execute the same operation for ROT pin (R-only signal).</p>
Stereo total frequency characteristics 2	V_{OST2}	<p>Set ST/SAP, FMONO pins to "H" and MUTE pin to "L". Input L-only signal (30% modulation, $f = 300$ Hz) to COM pin. Assume output voltage of LOT pin "$V_{300(ST)}$". Input L-only signal (30% modulation, $f = 3$ kHz) to COM pin. Assume output voltage of LOT pin "$V_{3k(ST)}$".</p> $V_{OST2} = 20 \log \frac{V_{3k(ST)}}{V_{300(ST)}}$ <p>Execute the same operation for ROT pin (R-only signal).</p>

Parameter	Symbol	Measurement
Stereo total frequency characteristics 3	V _{OST3}	<p>Set ST/SAP, FMONO pins to "H" and MUTE pin to "L".</p> <p>Input L-only signal (30% modulation, f = 300 Hz) to COM pin. Assume output voltage of LOT pin "V_{300(ST)}".</p> <p>Input L-only signal (30% modulation, f = 8 kHz) to COM pin. Assume output voltage of LOT pin "V_{8k(ST)}".</p> $V_{OST3} = 20 \log \frac{V_{8k(ST)}}{V_{300(ST)}}$ <p>Execute the same operation for ROT pin (R-only signal).</p>
Stereo total frequency characteristics 4	V _{OST4}	<p>Set ST/SAP, FMONO pins to "H" and MUTE pin to "L".</p> <p>Input L-only signal (30% modulation, f = 300 Hz) to COM pin. Assume output voltage of LOT pin "V_{300(ST)}".</p> <p>Input L-only signal (30% modulation, f = 12 kHz) to COM pin. Assume output voltage of LOT pin "V_{12k(ST)}".</p> $V_{OST4} = 20 \log \frac{V_{12k(ST)}}{V_{300(ST)}}$ <p>Execute the same operation for ROT pin (R-only signal).</p>
SAP total frequency characteristics 1	V _{OSAP11}	<p>Set FMONO pin to "H" and SAP1/2, ST/SAP, MUTE pins to "L".</p> <p>Input SAP signal (30% modulation, f = 300 Hz) to COM pin. Assume output voltage of LOT pin "V_{300(SAP)}".</p> <p>Input SAP signal (30% modulation, f = 1 kHz) to COM pin. Assume output voltage of LOT pin "V_{1k(SAP)}".</p> $V_{OSAP11} = 20 \log \frac{V_{1k(SAP)}}{V_{300(SAP)}}$ <p>Execute the same operation for ROT pin.</p>
SAP total frequency characteristics 2	V _{OSAP12}	<p>Set FMONO pin to "H" and SAP1/2, ST/SAP, MUTE pins to "L".</p> <p>Input SAP signal (30% modulation, f = 300 Hz) to COM pin. Assume output voltage of LOT pin "V_{300(SAP)}".</p> <p>Input SAP signal (30% modulation, f = 3 kHz) to COM pin. Assume output voltage of LOT pin "V_{3k(SAP)}".</p> $V_{OSAP12} = 20 \log \frac{V_{3k(SAP)}}{V_{300(SAP)}}$ <p>Execute the same operation for ROT pin.</p>
SAP total frequency characteristics 3	V _{OSAP13}	<p>Set FMONO pin to "H" and SAP1/2, ST/SAP, MUTE pins to "L".</p> <p>Input SAP signal (30% modulation, f = 300 Hz) to COM pin. Assume output voltage of LOT pin "V_{300(SAP)}".</p> <p>Input SAP signal (30% modulation, f = 8 kHz) to COM pin. Assume output voltage of LOT pin "V_{8k(SAP)}".</p> $V_{OSAP13} = 20 \log \frac{V_{8k(SAP)}}{V_{300(SAP)}}$ <p>Execute the same operation for ROT pin.</p>
SAP single frequency characteristics 1	V _{OSAP21}	<p>Input SAP signal (30% modulation, f = 300 Hz) to COM pin. Assume output voltage of SOT pin "V_{300(SAP)}".</p> <p>Input SAP signal (30% modulation, f = 1 kHz) to COM pin. Assume output voltage of SOT pin "V_{1k(SAP)}".</p> $V_{OSAP21} = 20 \log \frac{V_{1k(SAP)}}{V_{300(SAP)}}$ <p>(Noise reduction OFF)</p>

Parameter	Symbol	Measurement
SAP single frequency characteristics 2	V_{OSAP22}	<p>Input SAP signal (30% modulation, $f = 300$ Hz) to COM pin. Assume output voltage of SOT pin "$V_{300(SAP)}$".</p> <p>Input SAP signal (30% modulation, $f = 3$ kHz) to COM pin. Assume output voltage of SOT pin "$V_{3k(SAP)}$".</p> $V_{OSAP22} = 20 \log \frac{V_{3k(SAP)}}{V_{300(SAP)}}$ <p>(Noise reduction OFF)</p>
SAP single frequency characteristics 3	V_{OSAP23}	<p>Input SAP signal (30% modulation, $f = 300$ Hz) to COM pin. Assume output voltage of SOT pin "$V_{300(SAP)}$".</p> <p>Input SAP signal (30% modulation, $f = 8$ kHz) to COM pin. Assume output voltage of SOT pin "$V_{8k(SAP)}$".</p> $V_{OSAP23} = 20 \log \frac{V_{8k(SAP)}}{V_{300(SAP)}}$ <p>(Noise reduction OFF)</p>
Stereo channel separation 1	Sep_1	<p>Set ST/SAP, FMONO pins to "H" and MUTE pin to "L".</p> <p>Input L-only signal (30% modulation, $f = 300$ Hz) to COM pin. Assume output voltage of ROT pin "V_{ROT}" and output voltage of LOT pin "V_{LOT}".</p> $Sep_1 = 20 \log \frac{V_{LOT}}{V_{ROT}}$ <p>Execute the same operation for R-only signal. (Sound multiplex signal generator: 465Z (manufactured by EIDEN Co. Ltd.))</p>
Stereo channel separation 2	Sep_2	<p>Set ST/SAP, FMONO pins to "H" and MUTE pin to "L".</p> <p>Input L-only signal (30% modulation, $f = 1$ kHz) to COM pin. Assume output voltage of ROT pin "V_{ROT}" and output voltage of LOT pin "V_{LOT}".</p> $Sep_2 = 20 \log \frac{V_{LOT}}{V_{ROT}}$ <p>Execute the same operation for R-only signal. (Sound multiplex signal generator: 465Z (manufactured by EIDEN Co. Ltd.))</p>
Stereo channel separation 3	Sep_3	<p>Set ST/SAP, FMONO pins to "H" and MUTE pin to "L".</p> <p>Input L-only signal (30% modulation, $f = 3$ kHz) to COM pin. Assume output voltage of ROT pin "V_{ROT}" and output voltage of LOT pin "V_{LOT}".</p> $Sep_3 = 20 \log \frac{V_{LOT}}{V_{ROT}}$ <p>Execute the same operation for R-only signal. (Sound multiplex signal generator: 465Z (manufactured by EIDEN Co. Ltd.))</p>
Monaural total distortion rate	THD_{MO}	<p>Set MUTE and FMONO pins to "L".</p> <p>Input monaural signal (100% modulation, $f = 1$ kHz) to COM pin. Measure output distortion rate of ROT and LOT pin.</p>
Stereo total distortion rate 1	THD_{ST1}	<p>Set ST/SAP, FMONO pins to "H" and MUTE pin to "L".</p> <p>Input L-only signal (100% modulation, $f = 1$ kHz) to COM pin. Measure output distortion rate of LOT pin.</p> <p>Execute the same operation for R-only signal (ROT pin).</p>
Stereo total distortion rate 2	THD_{ST2}	<p>Set ST/SAP, FMONO pins to "H" and MUTE pin to "L".</p> <p>Input L-only signal (100% modulation, $f = 8$ kHz) to COM pin. Measure output distortion rate of LOT pin.</p> <p>Execute the same operation for R-only signal (ROT pin).</p>
SAP total distortion rate	THD_{SAP1}	<p>Set FMONO pin to "H" and SAP1/2, ST/SAP, MUTE pins to "L".</p> <p>Input SAP signal (100% modulation, $f = 1$ kHz) to COM pin. Measure output distortion rate of ROT and LOT pin.</p>

Parameter	Symbol	Measurement
SAP single distortion rate	THD _{SAP2}	Set FMONO pin to "H" and SAP1/2, ST/SAP, MUTE pins to "L". Input SAP signal (100% modulation, f = 1 kHz) to COM pin. Measure output distortion rate of SOT pin. (nosie reduction OFF)
Cross talk 1 SAP → stereo	CT ₁	Set ST/SAP, FMONO pins to "H" and MUTE pin to "L". Input L-only signal (f = 800 Hz, 30% modulation) and SAP signal (f = 3 kHz, 30% modulation) to COM pin. Assume output voltage of the LOT pin "V _{LOT} ". Connect LOT pin to 3 kHz BPF (gain = 0 dB at f = 3 kHz, -80 dB or more at f = 800 Hz) to LOT pin. Assume output voltage of BPF "V _{LOTCT1} ". $CT_1 = 20 \log \frac{V_{LOTCT1}}{V_{LOT}}$
Cross talk 2 stereo → SAP	CT ₂	Set SAP1/2, ST/SAP pins to "L" and FMONO pin to "H". Input L-only signal (f = 3 kHz, 30% modulation) and SAP signal (f = 800 Hz, 30% modulation) to COM pin. Assume output voltage of the LOT pin "V _{LOT} ". Connect LOT pin to 3 kHz BPF (gain = 0 dB at f = 3 kHz, -80 dB or more at f = 800 Hz) to LOT pin. Assume output voltage of BPF "V _{LOTCT2} ". $CT_2 = 20 \log \frac{V_{LOTCT2}}{V_{LOT}}$
Total muting level	Mute	Set MUTE and FMONO pins to "L". Input monaural signal (100% modulation, f = 1 kHz) to COM pin. Assume output voltage of ROT pin "V _{OMO} ". Set FMONO pin to "H". Assume output voltage of ROT pin "V _{MUTE} ". $Mute = 20 \log \frac{V_{OMO}}{V_{MUTE}}$ Execute the same operation for LOT and NOT pins.
LED driver saturation voltage	V _{OSAT}	Apply current (10 mA) to SAPL, STL pins, and measure input voltage of the pin.
dbx timing current	I _T	Input DC voltage (6 V) to STI and WTI pins, and measure current of the pin.
Inter-mode DC offset 1 mute → monaural	V _{DOF1}	Set FMONO pin to "L". Apply DC 1 V to fHSW pin and DC 6 V to SDT pin. Set MUTE pin to "H". Assume output voltage of ROT pin "V _{MU} ". Next, input no signal to COM pin to change MUTE pin to "L". Assume output voltage of ROT pin "V _{MO} ". $V_{DOF1} = V_{MO} - V_{MU}$ Execute the same operation for LOT pin.
Inter-mode DC offset 2 mute → stereo	V _{DOF2}	Set ST/SAP, FMONO pins to "H". Apply DC 1 V to fHSW pin and DC 6 V to SDT pin. Set MUTE pin to "H". Assume output voltage of ROT pin "V _{MU} ". Next, input pilot signal to COM pin to change MUTE pin to "L". Assume output voltage of ROT pin "V _{ST} ". $V_{DOF2} = V_{ST} - V_{MU}$ Execute the same operation for LOT pin.
Inter-mode DC offset 3 mute → SAP	V _{DOF3}	Set FMONO pin to "H" and SAP1/2, ST/SAP pins "L". Apply DC 1 V to fHSW pin and DC 6 V to SDT pin. Set MUTE pin to "H". Assume output voltage of ROT pin "V _{MU} ". Next, input 5f _H signal to COM pin to change MUTE pin to "L". Assume output voltage of ROT pin "V _{SAP} ". $V_{DOF3} = V_{SAP} - V_{MU}$ Execute the same operation for LOT pin.

(6/6)

Parameter	Symbol	Measurement
Monaural total S/N	S/N _{MO}	<p>Set MUTE and FMONO pins to "L".</p> <p>Input no signal to COM pin, and assume output voltage of ROT pin "V_{NMO}".</p> <p>Input monaural signal (100% modulation, f = 300 Hz) to COM pin, and assume output voltage of ROT pin "V_{SMO}".</p> $S/N_{MO} = 20 \log \frac{V_{SMO}}{V_{NMO}}$ <p>Execute the same operation for LOT pin.</p>
Stereo total S/N	S/N _{ST}	<p>Set ST/SAP, FMONO pins to "H" and MUTE pin to "L".</p> <p>Input pilot signal to COM pin, and assume output voltage of ROT pin "V_{NST}".</p> <p>Input stereo signal (100% modulation, f = 300 Hz) to COM pin, and assume output voltage of ROT pin "V_{SST}".</p> $S/N_{ST} = 20 \log \frac{V_{SST}}{V_{NST}}$ <p>Execute the same operation for LOT pin.</p>
SAP total S/N	S/N _{SAP}	<p>Set FMONO pin to "H" and SAP1/2, ST/SAP pins to "L".</p> <p>Input 5f_H signal to COM pin, and assume output voltage of ROT pin "V_{NSAP}".</p> <p>Input SAP signal (100% modulation, f = 300 Hz) to COM pin, and assume output voltage of ROT pin "V_{SSAP}".</p> $S/N_{SAP} = 20 \log \frac{V_{SSAP}}{V_{NSAP}}$ <p>Execute the same operation for LOT pin.</p>
Reference voltage	V _{ref}	Measure DC voltage of 1.5 V pin.
DC saturation voltage	V _{OSAT2}	Apply flowing current (1 mA) to DCO pin and measure DC voltage of DCO pin.

Measuring Circuit Mode Table

(1/2)

Item	User Mode ^{Note}				Measuring Equipment	SG/MODE
	S1	ST	Mute	F-Monaural		
	S2	SA				
Supply current	-	-	-	-	DC ammeter	No signal
Stereo detection input sensitivity	-	ST	OFF	OFF	AC voltmeter	Pilot
Stereo detection hysteresis	-	ST	OFF	OFF		
Stereo detection capture range	-	ST	OFF	OFF	AC voltmeter f-counter	Sin wave SG
SAP detection input sensitivity	-	SA	OFF	OFF	AC voltmeter	SAP
SAP detection hysteresis	-	SA	OFF	OFF		
Noise detection input sensitivity	-	SA	OFF	OFF	AC voltmeter DC voltmeter	Sin wave SG
Noise detection hysteresis	-	SA	OFF	OFF		
Monaural total output voltage	-	-	OFF	-	AC voltmeter	Monaural
Stereo total output voltage	-	ST	OFF	OFF		Stereo
SAP total output voltage	S1	SA	OFF	OFF		SAP
SAP single output voltage	-	SA	OFF	OFF		SAP (NR OFF)
Difference between monaural L and R output voltages	-	-	OFF	-		Monaural
Monaural total frequency characteristics 1	-	-	OFF	-	AC voltmeter	Monaural
Monaural total frequency characteristics 2	-	-	OFF	-		
Monaural total frequency characteristics 3	-	-	OFF	-		
Monaural total frequency characteristics 4	-	-	OFF	-		
Stereo total frequency characteristics 1	-	ST	OFF	OFF	AC voltmeter	L-only R-only
Stereo total frequency characteristics 2	-	ST	OFF	OFF		
Stereo total frequency characteristics 3	-	ST	OFF	OFF		
Stereo total frequency characteristics 4	-	ST	OFF	OFF		
SAP total frequency characteristics 1	S1	SA	OFF	OFF	AC voltmeter	SAP
SAP total frequency characteristics 2	S1	SA	OFF	OFF		
SAP total frequency characteristics 3	S1	SA	OFF	OFF		
SAP single frequency characteristics 1	-	SA	OFF	OFF	AC voltmeter	SAP (NR OFF)
SAP single frequency characteristics 2	-	SA	OFF	OFF		
SAP single frequency characteristics 3	-	SA	OFF	OFF		
Stereo channel separation 1	-	ST	OFF	OFF	AC voltmeter	L-only R-only
Stereo channel separation 2	-	ST	OFF	OFF		
Stereo channel separation 3	-	ST	OFF	OFF		
Monaural total distortion rate	-	-	OFF	-	Distortion meter	Monaural
Stereo total distortion rate 1	-	ST	OFF	OFF		Stereo
Stereo total distortion rate 2	-	ST	OFF	OFF		
SAP total distortion rate	S1	SA	OFF	OFF		SAP
SAP single distortion rate	-	SA	OFF	OFF		SAP (NR OFF)

Note ST: Stereo, SA: SAP, S1: SAP1, S2: SAP2, -: free

(2/2)

Item	User Mode ^{Note}				Measuring Equipment	SG/MODE
	S1	ST	Mute	F-Monaural		
	S2	SA				
Cross talk 1 SAP → Stereo	–	ST	OFF	OFF	AC voltmeter	Stereo SAP
Cross talk 2 Stereo → SAP	S1	SA	OFF	OFF		
Total muting level	–	–	ON OFF	–	AC voltmeter	Monaural
LED driver saturation voltage	–	–	OFF	OFF	DC voltmeter	Stereo SAP
dbx timing current	–	–	OFF	OFF	DC ammeter	No signal
Inter-mode DC offset 1 Mute → monaural	–	–	ON OFF	–	DC voltmeter	No signal
Inter-mode DC offset 2 Mute → stereo	–	ST	ON OFF	OFF		Pilot
Inter-mode DC offset 3 Mute → SAP	S1	SA	ON OFF	OFF		5fH signal
Monaural total S/N	–	–	OFF	–	AC voltmeter	No signal
Stereo total S/N	–	ST	OFF	OFF		Pilot
SAP total S/N	S1	SA	OFF	OFF		SAP


Note ST: Stereo, SA: SAP, S1: SAP1, S2: SAP2, –: free

8. DIFFERENCES BETWEEN THE μPC1876GT AND μPC1872GT

	μPC1876GT				μPC1872GT			
Stereo VCO adjustment external resistor								
Filter adjustment input frequency	15.734 kHz (= f _H)				16.5 kHz			
Filter adjustment external resistor								
	MIN.	TYP.	MAX.	Unit	MIN.	TYP.	MAX.	Unit
Stereo total frequency characteristics 3 At f = 8 kHz	-1.7	-0.8	+0.1	dB	-0.9	0.0	+0.9	dB
Stereo total frequency characteristics 4 At f = 12 kHz	-6.0	-4.0	-2.5	dB	-5.0	-2.5	-1.0	dB
SAP total frequency characteristics 2 At f = 3 kHz	-0.6	+0.5	+1.6	dB	-0.3	+0.8	+1.9	dB
SAP total frequency characteristics 3 At f = 8 kHz	-2.5	-0.5	+1.5	dB	-1.0	+1.0	+3.0	dB

9. PACKAGE DRAWING

42-PIN PLASTIC SSOP (9.53 mm (375))



NOTE
 Each lead centerline is located within 0.10 mm of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS
A	18.16 MAX.
B	1.13 MAX.
C	0.8 (T.P.)
D	0.35 ^{+0.10} _{-0.05}
E	0.125±0.075
F	2.9 MAX.
G	2.5±0.2
H	10.3±0.3
I	7.15±0.2
J	1.6±0.2
K	0.15 ^{+0.10} _{-0.05}
L	0.8±0.2
M	0.10
N	0.10
P	3° ^{+7°} _{-3°}

S42GT-80-375B-2

10. RECOMMENDED SOLDERING CONDITIONS

This product should be soldered and mounted under the conditions recommended in the table below.

For details of recommended soldering conditions, refer to the information document **Semiconductor Device Mounting Technology Manual (C10535E)**.

For soldering methods and conditions other than those recommended below, contact an NEC sales representative.

Table 10-1. Surface Mounting Type Soldering Conditions

μPC1876GT: 42-pin plastic SSOP (9.53 mm (375))

Soldering Method	Soldering Conditions	Symbol
Infrared reflow	Package peak temperature: 235°C, Duration: 30 sec. max. (at 210°C or above), Number of times: 3 times max.	IR35-00-3
VPS	Package peak temperature: 215°C, Duration: 40 sec. max. (at 200°C or above), Number of times: 3 times max.	VP15-00-3
Wave soldering	Solder bath temperature: 260°C max., Duration: 10 sec. max., Number of times: Once, Preliminary heat temperature: 120°C max. (package surface temperature)	WS60-00-1
Partial heating	Pin temperature: 300°C max., Duration: 3 sec. max. (per pin row)	—

Caution Do not use different soldering methods together (except in the case of partial heating).

[MEMO]

- **The information in this document is current as of May, 2000. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC's data sheets or data books, etc., for the most up-to-date specifications of NEC semiconductor products. Not all products and/or types are available in every country. Please check with an NEC sales representative for availability and additional information.**
 - No part of this document may be copied or reproduced in any form or by any means without prior written consent of NEC. NEC assumes no responsibility for any errors that may appear in this document.
 - NEC does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC semiconductor products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC or others.
 - Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of customer's equipment shall be done under the full responsibility of customer. NEC assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
 - While NEC endeavours to enhance the quality, reliability and safety of NEC semiconductor products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC semiconductor products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment, and anti-failure features.
 - NEC semiconductor products are classified into the following three quality grades:
"Standard", "Special" and "Specific". The "Specific" quality grade applies only to semiconductor products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of a semiconductor product depend on its quality grade, as indicated below. Customers must check the quality grade of each semiconductor product before using it in a particular application.
 - "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
 - "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
 - "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.
- The quality grade of NEC semiconductor products is "Standard" unless otherwise expressly specified in NEC's data sheets or data books, etc. If customers wish to use NEC semiconductor products in applications not intended by NEC, they must contact an NEC sales representative in advance to determine NEC's willingness to support a given application.

(Note)

- (1) "NEC" as used in this statement means NEC Corporation and also includes its majority-owned subsidiaries.
- (2) "NEC semiconductor products" means any semiconductor product developed or manufactured by or for NEC (as defined above).