

AK9813A

12ch 8bit D/A Converter with EEPROM

General Description

The AK9813A includes 12 channel, 8bit D/A converters with on-chip output buffer amps and it is capable to store the input digital data of each DAC by on-chip non-volatile CMOS EEPROM. The AK9813A is optimally designed for various circuit adjustments for consumer and industrial equipments and it is ideally suited for replacing mechanical trimmers.

Features

□ EEPROM SECTION

12 words × 8bit × 4 organization for DAC

□ D/A converter section

• 12 channels

• Resolution: 8bit

• DNL : -1~+2 LSB • INL : ±1.5 LSB


Analog Output Voltage Range : GND ~ VCC

□ Operating Voltage Range

Digital section : 2.7V~5.5V

Analog section : 5.0V±0.5V,3.3V±0.3V

☐ 24pin VSOP



Block Diagram

- 1 -

■ Ordering Guide

AK9813AF -10 to +85°C 24-pinVSOP

■ Pin Layout

A01	1 🔾	24	VSS
AO2	2	23	GND
A03	3	22	EA1
A04	4	21	EA0
A05	5	20	DI
A06	6	19	CLK
A07	7	18	CS/LD
A08	8	17	D0
A09	9	16	ECL
A010	10	15	SEL
A011	11	14	vcc
AO12	12	13	VDD .

- 2 -

■ Pin Description(1)

No.	Pin Name	I/O	Function
20	DI	I	Serial Data Input Pin
			SEL=High : 16bit data input format
			SEL=Low: 14bit data input format
17	DO	0	(SEL=High:CS I/F)
			AK9813A reads out the data with LSB first in the 16bit
			shift register to DO pin synchronously with falling
			edge of CLK.
			When the CS pin is high level, the DO pin becomes high
			impedance. In STATUS mode, the DO pin outputs Ready/Busy
			status.
			(SEL=Low:LD I/F)
			AK9813A reads out the data with MSB first in the 14bit
			shift register to DO pin synchronously with falling
			edge of CLK.
			In WRITE mode, the DO pin outputs Ready/Busy status.
19	CLK	1	Shift Clock Input Pin(Schmitt-trigger input)
			AK9813A takes in the data from DI pin synchronously with
			rising edge of the CLK pin. The data are transferred to
			the internal shift register.
18	CS/LD	1	Chip Select Input Pin(Schmitt-trigger input)
			The CS/LD is internally pulled up to VCC.
			(SEL=High:CS I/F)
			After the CS pin changes from high level to low level
			while the CLK pin is high level, the AK9813A can input
			the data to the internal shift register and takes in
			the data from the DI pin synchronously with the rising
			edge of the CLK pin.
			After the CS pin changes from high level to low level
			while the CLK pin is low level, the AK9813A becomes the
			status mode and reads out the Ready/Busy status to the
			DO pin
			When the CS pin changes from low level to high level
			regardless of Low/High level of the CLK pin, the AK9813A
			removes from the status mode to the normal mode. The $\overline{ ext{CS}}$
			pin usually should be kept at high level.
			(SEL=Low:LD I/F)
			When the LD pin receives high pulse, the data of the
			internal shift register is transferred to the internal
			decoder or the register for D/A. The LD pin usually
			should be kept at low level.

■ Pin Description(2)

No.	Pin Name	I/O	Function				
1 12	AO1 AO12	0	8bit D/A outputs with OP-AMP				
14	Vcc	_	Digital section Power Supply Pin				
23	GND	-	Digital section Ground Pin				
13	Vdd	-	OP-AMP and D/A section Power Supply				
24	Vss	-	OP-AMP and D/A section Ground				
21	EA0	1	(SEL=High:CS I/F)				
22	EA1		In AUTO READ operation and ECL operation, the address				
			of EEPROM is selected by the EA0 and the EA1 pins. (SEL=Low:LD I/F)				
			The address of EEPROM is selected by the EA0 and the EA1 pins.				
16	ECL	I	When the ECL pin receives high pulse, the data in EEPROM is automatically loaded to each corresponding D/A, starting from AO1 to AO12 in order. Then each D/A				
			output is settled to pre-determined value.				
15	SEL	I	Input Data Format Select Pin SEL=High: CS I/F SEL=Low: LD I/F After power-up, this pin should be kept either at "high" or "Low."				

Data Configuration


AK9813A have a shift register in order to control the chip.

When the SEL pin is "H"(CS I/F), the shift register becomes 16bit configuration and the data on the DI pin should be loaded with LSB first. When the SEL pin is "L"(LD I/F), the shift register becomes 14bit configuration and the data on the DI pin is loaded with MSB first.

The following description shows the configuration of the shift register.

The data set consist of 2-bits for the control of the internal EEPROM, 2-bits for the address of the EEPROM (CS I/F only), 4-bits for select of D/A converter and 8-bits for the digital input data of the 8bit D/A converter and total data set is 16bits or 14bits.

① Shift register configuration : SEL=High(CS I/F)



OUTPUT VOLTAGE FOR D/A CONVERTER

D7	D6	D5	D4	D3	D2	D1	D0	OUTPUT VOLTAGE FOR D/A
0	0	0	0	0	0	0	0	= GND=VSS
0	0	0	0	0	0	0	1	= VDD/255 × 1
0	0	0	0	0	0	1	0	= VDD/255 × 2
1	1	1	1	1	1	1	0	= VDD/255 × 254
1	1	1	1	1	1	1	1	= VDD

A1	A0	EEPROM ADDRESS
0	1	ADDRESS:0
0	1	ADDRESS: 1
1	0	ADDRESS : 2
1	1	ADDRESS: 3


D/A CONVERTER CHANNEL SELECTION

-										
	D11	D10	D9	D8	D/A CHANNEL					
I	0	0	0	0	Don't Care					
	0	0	0	1	AO1					
	0	0	1	0	AO2					
	0	0	1	1	AO3					
I	0	1	0	0	AO4					
Ī	0	1	0	1	AO5					
	0	1	1	0	AO6					
	0	1	1	1	AO7					

D11	D10	D9	D8	D/A CHANNEL
1	0	0	0	AO8
1	0	0	1	AO9
1	0	1	0	AO10
1	0	1	1	AO11
1	1	0	0	AO12
1	1	0	1	Can't use
1	1	1	0	Can't use
1	1	1	1	Don't Care

(NOTE) Above "Don't care" state is valid only when AK9813A is in DAC mode or WRITE mode. Refer to the following section "Instruction Set" about mode.

② Shift register configuration:SEL=Low(LD I/F)



OUTPUT VOLTAGE FOR D/A CONVERTER

D0	D1	D2	D3	D4	D5	D6	D7	OUTPUT VOLTAGE FOR D/A
0	0	0	0	0	0	0	0	= GND=VSS
1	0	0	0	0	0	0	0	≒.VDD/255 × 1
0	1	0	0	0	0	0	0	≒.VDD/255 × 2
0	1	1	1	1	1	1	1	≒. VDD/255 × 254
1	1	1	1	1	1	1	1	≒.VDD

EA1	EA0	EEPROM ADDRESS
0	0	ADDRESS:0
0	1	ADDRESS: 1
1	0	ADDRESS: 2
1	1	ADDRESS: 3

NOTE)

EEPROM ADDRESS is selected by the EA0 and EA1 pins.

D/A CONVERTER CHANNEL SELECTION

D8	DΩ	D10	D11	D/A CHANNEL
Do	שט	טוט	ווט	
0	0	0	0	Don't Care
0	0	0	1	AO1
0	0	1	0	AO2
0	0	1	1	AO3
0	1	0	0	AO4
0	1	0	1	AO5
0	1	1	0	AO6
0	1	1	1	AO7

D8	D9	D10	D11	D/A CHANNEL					
1	0	0	0	AO8					
1	0	0	1	AO9					
1	0	1	0	AO10					
1	0	1	1	AO11					
1	1	0	0	AO12					
1	1	0	1	CAN'T USE					
1	1	1	0	CAN'T USE					
1	1	1	1	Don't Care					

(NOTE) Above "Don't care" state is valid only when AK9813A is in DAC mode or WRITE mode. Refer to the following section "Instruction Set" about mode.

Instruction Set

The AK9813A can be controlled for the following mode. The following mode is common to the LD I/F and the CS IF. When LD I/F is selected, "A1" and "A0" are set by the external pins (EA0 pin and EA1 pin).

① DAC mode(External DI pin -> D/A converter)

[x:Don't Care]

A1	A0	CL	WR	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Function
×	×	0	0	D	/A CI	nann	el	Dig	ital da	ata fo	or D/A	4				D/A output

② CALL mode(Internal EEPROM -> D/A converter)

[x:Don't Care]

A	۹1	Α0	CL	WR	D11 D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Function
Α	ADDRESS		1	0	D/A CI	nann	el	×	×	×	×	×	×	×	×	READ

[•] The output of D/A converter is set by the data in the internal EEPROM.

3 ALL CALL mode(Internal EEPROM -> D/A converter)

[x:Don't Care]

A1	A0	CL	WR	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Function
ADD	ADDRESS		0	0	0	0	0	×	×	×	×	×	×	×	×	ALL CHANNEL READ

The outputs of all D/A converters are set by the data in the internal EEPROM.

· · · Internal ECL function

WRITE ENABLE mode(Internal EEPROM WRITE ENABLE)

[x:Don't Care]

1	A1	Α0	CL	WR	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Function
	×	×	1	1	0	0	0	0	×	×	×	×	×	×	×	×	WRITE ENABLE

- After WRITE ENABLE mode is executed, the programming to the internal EEPROM is enabled. Upon power-up and after the execution of the ECL function, the AK9813A is in the programming disable state.
- ⑤ WRITE DISABLE mode(Internal EEPROM WRITE DISABLE)

[x:Don't Care]

A1	A0	CL	WR	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Function
×	×	1	1	1	1	1	1	×	×	×	×	×	×	×	×	WRITE DISABLE

- After WRITE DISABLE mode is executed, the programming to the internal EEPROM is disabled.
- 6 WRITE mode(External DI pin -> Internal EEPROM)

[x:Don't Care]

A1	Α0	CL	WR	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Function
ADDRESS		0	1	D	/A CI	nann	el	Digital data for D/A							WRITE	

- The digital data for D/A (D0~D7) is written into the specified address in the internal EEPROM. The state of the internal EEPROM must be the programming enable state.
- READ mode(Internal EEPROM -> External DO pin)


[x:Don't Care]

A1	Α0	CL	WR	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Function
ADDRESS		1	1	D	/A CI	nann	el	×	×	×	×	×	×	×	×	EEPROM DATA output


 The DO pin outputs the data in the internal EEPROM synchronously with the falling edge of the input pulse of the CLK pin.

Functional Description


- ① Timing Diagram for CS I/F (SEL="H")
- 1.DAC mode:The internal EEPROM is not used.



2.WRITE ENABLE/DISABLE mode: The programming state of the internal EEPROM is set.




3.CALL mode: The output of the D/A is set by the data in the internal EEPROM.




DAD03E-00 1999/05

4.ALL CALL mode: The outputs of the all D/As are set by the data in the internal EEPROM.




• The D/A outputs are set from AO1 to AO12 in order.


5.WRITE mode: The digital input data for D/A converter is written into the internal EEPROM.




6.READ mode:The data in the internal EEPROM is read from the DO pin.



7.STATUS mode: The DO pin outputs the Ready/Busy status from the DO pin.




8.ECL function: For "H" pulse to the ECL pin, the data in the selected address in the internal EEPROM is automatically loaded. Then each D/A converter output is settled to pre-determined value.




9. Transfer mode for the cascade connection

In case that AK9813A devices are connected in cascade, the AK9813A under programming cycle can transfer the data to the other AK9813A. The some AK9813A devices can be operated by the common $\overline{\text{CS}}$ signal at the same time.


Please note that the input data into to the AK9813A under programming cycle should be all"0" when the $\overline{\text{CS}}$ pin is changed from "L" to "H". If data except all"0" is input into the AK9813A under programming cycle, accidental data disturbance may occur.




- ② Timing Diagram for LD I/F (SEL ="L")
- 1.DAC mode:The internal EEPROM is not used.




2.WRITE ENABLE/DISABLE mode: The programming state of internal EEPROM is set.



3.CALL mode: The output of the D/A is set by the data in the internal EEPROM.




4.ALL CALL mode: The outputs of the all D/As are set by the data in the internal EEPROM.



• The D/A outputs are set from AO1 to AO12 in order.

5.WRITE mode: The digital input data for D/A converter is written into the internal EEPROM.




(NOTE)

- * In case that AK9813A devices are connected in cascade, when a AK9813A device is under programming cycle, the AK9813A device under programming cycle can not transfer the data to the other AK9813A device and some AK9813A devices can not be operated by the common CS signal at the same time.
- * While programming cycle, the CS/LD pin should be "L".
- * When the Ready/Busy signal from the DO pin is verified, the \overline{CS} pin should be changed from "H" to "L" and kept at "L". If the \overline{CS} pin is kept at "H", the Ready/Busy signal does not output correctly.


DAD03E-00 1999/05

6.READ mode: The data in the internal EEPROM is read from the DO pin.



7.ECL function:

When the ECL pin received high pulse, the data in EEPROM is automatically loaded to each corresponding D/A, and starting from AO1 to AO12 in order. Then each D/A output is settled to pre-determined value.




ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Condition	Spec.	Units
Power Supply	VCC	relative to GND	-0.3~+6.5	V
Input Voltage	VIO	relative to GND	-0.3~VCC+0.3	V
Ambient Temperature	Та		-10~+85	°C
Storage Temperature	TST		-65~+150	°C


RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Conditions	min	typ	max	Units
Power Supply 1	VCC		2.7		5.5	V
(Digital section)						
Power Supply 2	VDD1	VDD≥VCC	4.5	5.0	5.5	V
(DAC,AMP sections)	VDD2	VDD2VCC	3.0	3.3	3.6	V
Analog Output	IAL				1	mA
Source Current 1		VDD = 0V+0 =V				
Analog Output	IAH	VDD=5.0V±0.5V			1	mA
Sink Current 1						
Analog Output	IAL				500	uA
Source Current 2		VDD 2 2V+0 2V				
Analog Output	IAH	VDD=3.3V±0.3V			500	uA
Sink Current 2						
Analog Output	AOC	Load Crcuit-A			0.001	uF
Load Capacitance			0.8	· = = = = = =	1.0	uF
		Load Circuit-B			1.0	uF

Load Circuit-A



Load Circuit-B



ELECTRICAL CHARACTERISTICS

■ DC Characteristics

(1)Digital Section

 $(VCC=2.7V\sim5.5V,VDD=5.0V\pm0.5V\ or\ 3.3V\pm0.3V\\(VDD\geq VCC),GND,VSS=0V,Ta=-10\sim85^{\circ}C)$

(•		,	0. 0.0. 0. 0.0.	(:==:00);0	,	
Parameter	Symbol	Pin	Conditions	min	max	Units
Power Supply	VCC			2.7	5.5	V
(Digital Section)						
Operating Current	ICC	VCC	CLK=1MHz		1.5	mA
(READ) (1)(2)						
Leakage Current	ILI	CLK,DI CS/LD	VIN=VCC	-10.0	10.0	uA
		EA0,EA1				
		ECL,SEL				
High Level	VIH			0.5×VCC		V
Input Voltage1		DI				
Low Level	VIL	EA0,EA1			0.2×VCC	V
Input Voltage1		ECL,SEL				
High Level	VIH	CS/LD		0.6×VCC		V
Input Voltage2		CLK				
Low Level Input Voltage2	VIL				0.15×VCC	V
High Level	VOH1	DO	4.5V≤VCC≤5.5V	VCC-0.4		V
Output Voltage			IOH=-400uA			
	VOH2		2.7V≤VCC<4.5V	0.7×VCC		V
			IOH=-200uA			
Low Level	VOL1		4.5V≤VCC≤5.5V		0.4	V
Output Voltage			IOL=1.0mA			
	VOL2		2.7V≤VCC<4.5V		0.4	V
			IOL=1.0mA			

⁽¹⁾ All input pins are connected to either VCC or GND.

⁽²⁾ DO=OPEN

(2)Analog Section (2-1)VDD=5.0V±0.5V

 $(VCC = 2.7 V \sim 5.5 V, VDD = 5.0 V \pm 0.5 V \; (VDD \geq VCC), GND, VSS = 0 V, Ta = -10 \sim 85 ^{\circ}C)$

			. 0.0.,.22 0.0.	(00),0:12	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	
Parameter	Symbol	Pin	Conditions	min	typ	max	Units
Power Supply1	VDD1		VDD≥VCC	4.5	5.0	5.5	V
(Analog Section)							
Power Dissipation1	IDD1	VDD	AO1~AO12=OPEN			10.0	mA
(Analog Section)							
Resolution	Res	AO1			8		bits
Integral (3)	LE	I	AO1~AO12=OPEN	-1.5		1.5	LSB
Non-Linearity :INL		AO12	0.05V≤AO				
Differential	DLE		≤VDD-0.1V	-1.0		2.0	LSB
Non-Linearity :DNL							
Buffer-AMP Minimum	VAOL1		IAL = 0uA	GND		0.05	V
Output Voltage 1			Data= 00(Hex)				
Buffer-AMP Minimum	VAOL2		IAL = 500uA	-0.1		0.1	V
Output Voltage 2			Data= 00(Hex)				
Buffer-AMP Minimum	VAOL3		IAH = 500uA	GND		0.1	V
Output Voltage 3			Data= 00(Hex)				
Buffer-AMP Minimum	VAOL4		IAL = 1mA	-0.2		0.2	V
Output Voltage 4			Data= 00(Hex)				
Buffer-AMP Minimum	VAOL5		IAH = 1mA	GND		0.2	V
Output Voltage 5			Data= 00(Hex)				
Buffer-AMP Maximum	VAOH1	AO1	IAH = 0uA	VDD-0.1		VDD	V
Output Voltage 1		1010	Data= FF(Hex)				
Buffer-AMP Maximum	VAOH2	AO12	IAL = 500uA	VDD-0.2		VDD	V
Output Voltage 2			Data= FF(Hex)				
Buffer-AMP Maximum	VAOH3		IAH = 500uA	VDD-0.2		VDD+0.2	V
Output Voltage 3			Data= FF(Hex)				
Buffer-AMP Maximum	VAOH4		IAL = 1mA	VDD-0.3		VDD	V
Output Voltage 4			Data= FF(Hex)				
Buffer-AMP Maximum	VAOH5		IAH = 1mA	VDD-0.3		VDD+0.3	V
Output Voltage 5			Data= FF(Hex)				

⁽³⁾ Integral Non-Linearity is the error between the actual line and the ideal line.

The ideal line exhibits a perfect linear D/A converter output characteristic between the input digital data"00" and the input digital data"FF".

(2-2) VDD=3.3V±0.3V

 $(VCC=2.7V-3.6V, VDD=3.3V\pm0.3V (VDD\geq VCC), GND, VSS=0V, Ta=-10-85^{\circ}C)$

Parameter	Symbol	Pin	Conditions	min	typ	max	Units
Power Supply 2	VDD2	FIII	VDD ≥ VCC	3.0	3.3	3.6	V
(Analog Section)	V DD2		VDD ≥ VOO	3.0	ა.ა	3.0	V
Power Dissipation2	IDD2	VDD	AO1~AO12=OPEN			7.0	mA
(Analog Section)	1002		AOT-AOTZ-OF LIV			7.0	ША
Resolution	Res	AO1			8		bits
Integral (3)	LE	701	AO1~AO12=OPEN	-1.5	0	1.5	LSB
Non-Linearity :INL	LL	AO12	0.15V≤AO	-1.5		1.5	LOD
Differential	DLE	71012	≤VDD-0.15V	-1.0		2.0	LSB
Non-Linearity :DNL	DLE			-1.0		2.0	LOD
Output Voltage for			AO1~AO12=OPEN		0.1	0.15	V
Input data "05"			VDD=3.3V		0.1	0.10	V
Output Voltage for			VBB-0.0V	3.15	3.25		V
Input data "FA"				0.10	0.20		v
Buffer-AMP Minimum	VAOL6		IAL = OuA	GND		0.05	V
Output Voltage 6	77.020		Data= 00(Hex)	0.12		0.00	·
Buffer-AMP Minimum	VAOL7		IAL = 250uA	-0.1		0.1	V
Output Voltage 7			Data= 00(Hex)	0.			
Buffer-AMP Minimum	VAOL8		IAH = 250uA	GND		0.1	V
Output Voltage 8			Data= 00(Hex)				
Buffer-AMP Minimum	VAOL9		IAL = 500uA	-0.2		0.2	V
Output Voltage 9			Data= 00(Hex)				
Buffer-AMP Minimum	VAOL10		IAH = 500uA	GND		0.2	V
Output Voltage 10			Data= 00(Hex)				
Buffer-AMP Maximum	VAOH6	AO1	IAH = 0uA	VDD-0.1		VDD	V
Output Voltage 6			Data= FF(Hex)				
Buffer-AMP Maximum	VAOH7	AO12	IAL = 250uA	VDD-0.2		VDD	V
Output Voltage 7			Data= FF(Hex)				
Buffer-AMP Maximum	VAOH8		IAH = 250uA	VDD-0.2		VDD+0.2	V
Output Voltage 8			Data= FF(Hex)				
Buffer-AMP Maximum	VAOH9		IAL = 500uA	VDD-0.3		VDD	V
Output Voltage 9			Data= FF(Hex)				
Buffer-AMP Maximum	VAOH10		IAH = 500uA	VDD-0.3		VDD+0.3	V
Output Voltage 10			Data= FF(Hex)				

⁽³⁾ Integral Non-Linearity is the error between the actual line and the ideal line.

The ideal line exhibits a perfect linear D/A converter output characteristics between the input digital data"05" and the input digital data"FA".

■ AC Characteristics


(1) CS I/F, LD I/F: Common Timing

 $(VCC = 2.7 V \sim 5.5 V, VDD = 5.0 V \pm 0.5 V \text{ or } 3.3 V \pm 0.3 V \text{ (VDD} \geq VCC), GND, VSS = 0 V, Ta = -10 \sim 85 ^{\circ}C)$


Parameter	Symbol	Conditions	min	max	Units
Vcc Rise Time	tVCR			50	ms
Auto Address Hold Time	tVAH		3.5		ms
Auto Read Time	tPOR	Test Load2		3.5	ms
ECL "H" Pulse Width	tECW1	*1	100		ns
	tECW2	*2	250		ns
External Call Time	tECL	Test Load2		3.5	ms
Address Set Up Time	tESU1	*1	50		ns
	tESU2	*2	100		ns
ECL Address Hold Time	tEAH		3.5		ms
Repeat Call Prohibition Time	tECC1	*1	20		ns
	tECC2	*2	100		ns

^{*1:4.5}V≤Vcc≤5.5V

<AUTO READ>



<ECL FUNCTION>



DAD03E-00 1999/05

^{*2:2.7}V≤Vcc<4.5V

(2)CS I/F Timing

(VCC=2.7V~5.5V,VDD=5.0V±0.5V or 3.3V ± 0.3V (VDD≥VCC),GND,VSS=0V,Ta=-10~85°C)

Parameter	Symbol	Conditions		min	max	Units
Clock "L" Pulse Width	tCKL1	*5		200		ns
	tCKL2	*6		500		ns
Clock "H" Pulse Width	tCKH1	*5		200		ns
	tCKH2	*6		500		ns
Clock Rising Time	tCr					
Clock Falling Time	tCf				200	ns
Data Set Up Time	tDSU1	*5		30		ns
	tDSU2	*6		150		ns
Data Hold Time	tDHD1	*5		60		ns
	tDHD2	*6		150		ns
CS Set Up Time	tCSU1	*5		100		ns
	tCSU2	*6		250		ns
CS Hold Time	tCCH			200		ns
		DAC etc	*3,*4,*5	100		ns
			*3,*4,*6	250		ns
CS "H" Hold Time	tCSH	WRITE	*4,*5	10		ms
			*4,*6	15		ms
		CALL•READ)	15		us
		ALL CALL		3.5		ms
Data Output Enable Time	tDOD1		*5		200	ns
	tDOD2		*6		500	ns
Data Output Float Delay	tDOZ1		*5		200	ns
	tDOZ2		*6		500	ns
Data Output Delay	tDOC1	Test Load1	*5		170	ns
	tDOC2		*6		300	ns
D/A Output Setting Time		DAC	Test Load2		200	us
	tCSD	CALL	Test Load2		250	us
		ALL CALL	Test Load2		3.5	ms
Status Set Up Time	tSSU			100		ns
Status Hold Time	tSHD1	*5		100		ns
	tSHD2	*6		250		ns

^{*3:} Please refer to "DAC etc" regarding $\overline{\text{CS}}$ "H" Hold Time before status mode execute.


^{*4:} If READY/BUSY="H" is confirmed in status mode in the WRITE mode, the $\overline{\text{CS}}$ pin can be changed to "L" shorter than the values specified on above.

Please refer to "DAC etc" regarding \overline{CS} "H" Hold Time in case that AK9813 to be connected in cascade is under programming cycle(READY/ \overline{BUSY} ="L").


^{*5: 4.5}V≤Vcc≤5.5V

^{*6: 2.7}V≤Vcc<4.5V

<Input/Output Waveform>



<STATUS Output>



(3)LD I/F Timing


 $(VCC = 2.7 V \sim 5.5 V, VDD = 5.0 V \pm 0.5 V \text{ or } 3.3 V \pm 0.3 V \text{ (VDD} \geq VCC), GND, VSS = 0 V, Ta = -10 \sim 85 ^{\circ}C)$

Parameter	Symbol	Conditions	min	max	Units
Clock "L" Pulse Width	tCKL1	*5	200		ns
	tCKL2	*6	500		ns
Clock "H" Pulse Width	tCKH1	*5	200		ns
	tCKH2	*6	500		ns
Clock Rising Time	tCr				
Clock Falling Time	tCf			200	ns
Data Set Up Time	tDCH1	*5	30		ns
	tDCH2	*6	150		ns
Data Hold Time	tCHD1	*5	60		ns
	tCHD2	*6	150		ns
Load Set Up Time	tCHL		200		ns
Load Hold Time	tLDC1	*5	100		ns
	tLDC2	*6	250		ns
Load "H" Pulse Width	tLDH1	modes except *5	100		ns
	tLDH2	READ mode *6	250		ns
	tLDH3	READ mode	5		us
Data Output Delay	tDO1	Test Load1 *5		170	ns
	tDO2	Test Load1 *6		300	ns
D/A Output Setting Time	tLDDD	DAC Test Load2		200	us
		CALL Test Load2		250	us
		ALL CALL Test Load2		3.5	ms
Address Set Up Time	tASU1	*5	100		ns
	tASU2	*6	200		ns
Write Address Hold Time	tWAHD1	*5	20		ns
	tWAHD2	*6	100		ns
Programming Cycle	tWRT	*7		15	ms
Ready Signal Delay	tRYD	Test Load1		0.4	us
Repeat Write Prohibition Time	tRYH1	Test Load1 *5	20		ns
	tRYH2	Test Load2 *6	100		ns
Read Hold Time	tRHD	CALL,READ mode	15		us
		ALL CALL mode	3.5		ms
Read Address Hold Time	tRAHD	CALL,READ mode	15		us
		ALL CALL mode	3.5		ms


^{*7:} If READY/BUSY="L" is confirmed in status mode in the WRITE mode, the next operation can be started.

<Input/Output Waveform>

<Data Timing>




<Write mode>



^{*} Please refer to the data timing regarding the input timing for the DI pin

- <Call mode>
- <All Call mode>
- <Read mode>




* Please refer to the data timing regarding the input timing for the DI pin

- ♦ AC measurement circuit
- Test Load1

Test Point C L=20pF ~100pF

• Test Load2



AC test point

Digital Input/Output Level : 50% • 20% of Vcc Analog Output Level : 90% • 10% of Vcc

IMPORTANT NOTICE -

- These products and their specifications are subject to change without notice. Before considering any use or application, consult the Asahi Kasei Microsystems Co., Ltd. (AKM) sales office or authorized distributor concerning their current status.
- AKM assumes no liability for infringement of any patent, intellectual property, or other right in the application or use of any information contained herein.
- Any export of these products, or devices or systems containing them, may require an export license or other official approval under the law and regulations of the country of export pertaining to customs and tariffs, currency exchange, or strategic materials.
- AKM products are neither intended nor authorized for use as critical components in any safety, life support, or other hazard related device or system, and AKM assumes no responsibility relating to any such use, except with the express written consent of the Representative Director of AKM. As used here:
- (a) A hazard related device or system is one designed or intended for life support or maintenance of safety or for applications in medicine, aerospace, nuclear energy, or other fields, in which its failure to function or perform may reasonably be expected to result in loss of life or in significant injury or damage to person or property.
- (b) A critical component is one whose failure to function or perform may reasonably be expected to result, whether directly or indirectly, in the loss of the safety or effectiveness of the device or system containing it, and which must therefore meet very high standards of performance and reliability.
- It is the responsibility of the buyer or distributor of an AKM product who distributes, disposes of, or otherwise places the product with a third party to notify that party in advance of the above content and conditions, and the buyer or distributor agrees to assume any and all responsibility and liability for and hold AKM harmless from any and all claims arising from the use of said product in the absence of such notification.