

# OKI semiconductor

## MSM5839B

### DOT MATRIX LCD 40 DOT SEGMENT DRIVER

#### GENERAL DESCRIPTION

The OKI MSM5839BGS is a dot matrix LCD's segment driver LSI which is fabricated by low power CMOS metal gate technology. This LSI consists of 40-bit shift register (two 20-bit shift registers), 40-bit latch (two 20-bit latches), 40-bit level shifter and 40-bit 4-level driver.

It converts serial data, which is received from LCD controller LSI, to parallel data and outputs LCD driving waveform to the LCD panel.


This LSI can drive a variety of LCD panel because the bias voltage, which determines the LCD driving voltage, can be optionally supplied from the external source.

#### FEATURES

- Supply voltage: 4.5 ~ 5.5V
- LCD driving voltage: 8 ~ 18V
- Applicable LCD duty: 1/16 ~ 1/128
- Bias voltage can be supplied externally
- 56 pin (s) plastic QFP (QFP56-P-910-K)
- 56 pin (s) plastic QFP (QFP56-P-910-L)
- 56 pin (s) -V plastic QFP (QFP56-P-910-VK)


#### PIN CONFIGURATION

(Top view) 56 pin (s) plastic QFP



## ■ DOT MATRIX LCD DRIVER · MSM5839B ■

### BLOCK DIAGRAM




### ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Condition	Limits	Unit
Supply voltage (1)	$V_{DD}$	$T_a = 25^\circ C$	$-0.3 \sim 6$	V
Supply voltage (2)	$V_{DD} - V_{EE}^{*1}$	$T_a = 25^\circ C$	$0 \sim 18$	V
	$V_{DD} - V_{EE}^{*2}$	$T_a = 25^\circ C$	$0 \sim 18$	V
Input voltage	$V_I$	$T_a = 25^\circ C$	$-0.3 \sim V_{DD} + 0.3$	V
Storage temperature	$T_{stg}$	-	$-55 \sim +150$	$^\circ C$

\*1 :  $V_{DD} > V_2 > V_3 > V_{EE}$

\*2 : When a series resistance of more than  $47\Omega$  is connected as shown below.




## OPERATING RANGE

Parameter	Symbol	Condition	Limit	Unit
Supply voltage (1)	V <sub>DD</sub>	—	4.5 ~ 5.5	V
Supply voltage (2)	V <sub>DD</sub> - V <sub>EE</sub> *1	—	8 ~ 16	V
	V <sub>DD</sub> - V <sub>EE</sub> *2	—	8 ~ 18	V
Operating temperature	T <sub>op</sub>	—	-20 ~ +85	°C

\*1 : V<sub>DD</sub> > V<sub>2</sub> > V<sub>3</sub> > V<sub>EE</sub>

\*2 : When a series resistance of more than 47Ω is connected as shown below.



## D.C. CHARACTERISTICS


(V<sub>DD</sub> = 5V ± 10%, T<sub>a</sub> = -20 ~ +85°C)

Parameter	Symbol	Condition	MIN	TYP	MAX	Unit
"H" input voltage	V <sub>IH</sub> *1	—	0.8V <sub>DD</sub>	—	—	V
"L" input voltage	V <sub>IL</sub> *1	—	—	—	0.2V <sub>DD</sub>	V
"H" input current	I <sub>IH</sub> *1	V <sub>IH</sub> = V <sub>DD</sub>	—	—	1	μA
"L" input current	I <sub>IL</sub> *1	V <sub>IL</sub> = OV	—	—	-1	μA
"H" output voltage	V <sub>OH</sub> *2	I <sub>O</sub> = -0.4mA	V <sub>DD</sub> - 0.4	—	—	V
"L" output voltage	V <sub>OL</sub> *2	I <sub>O</sub> = 0.4mA	—	—	0.4	V
ON resistance	R <sub>ON</sub> *4	V <sub>DD</sub> = V <sub>EE</sub> = 10V  V <sub>N</sub> - V <sub>O</sub>   = 0.25V*3	—	3.5	7	kΩ
Current consumption	I <sub>DD</sub>	CP = DC V <sub>DD</sub> - V <sub>EE</sub> = 18V No load	—	—	100	μA

\*1 : LOAD, CP, DI<sub>1</sub>, DI<sub>21</sub>, DF\*2 : DO<sub>20</sub>, DO<sub>40</sub>\*3 : VN = V<sub>DD</sub> ~ V<sub>EE</sub>, V<sub>3</sub> =  $\frac{8}{9}$ (V<sub>DD</sub> - V<sub>EE</sub>), V<sub>2</sub> =  $\frac{1}{9}$ (V<sub>DD</sub> - V<sub>EE</sub>)\*4 : Applicable to O<sub>1</sub> ~ O<sub>40</sub>

## SWITCHING CHARACTERISTICS

Parameter	Symbol	Condition	MIN	TYP	MAX	Unit
"H", "L" propagation delay time	$t_{PLH}$ $t_{PHL}$	—	—	—	250	ns
Max. clock frequency	$f_{CP}$	DUTY = 50%	3.3	—	—	MHz
Clock pulse width	$t_W(CP)$	—	125	—	—	ns
LOAD pulse width	$t_W(L)$	—	125	—	—	ns
Data setup time DI $\rightarrow$ CP	$t_{setup}$	—	50	—	—	ns
CP $\rightarrow$ LOAD time	$t_{CL}$	—	250	—	—	ns
LOAD $\rightarrow$ CP time	$t_{LC}$	—	0	—	—	ns
DATA hold time DI $\rightarrow$ CP	$t_{hold}$	—	50	—	—	ns
CP Rising/Falling time	$t_r(CP)$ $t_f(CP)$	—	—	—	50	ns
LOAD Rising/Falling time	$t_r(L)$ $t_f(L)$	—	—	—	1	$\mu$ s



## PIN DESCRIPTION


- **DI<sub>1</sub>**  
The 1st ~ 20th data from the LCD controller LSI is input to shift register from DI<sub>1</sub>. (Positive logic)
- **CP**  
Clock pulse input pin for the two 20-bit shift register. The data is shifted in the two 20-bit shift register at the falling edge of the clock pulse. A data setup time (*t<sub>setup</sub>*) and data hold time (*t<sub>hold</sub>*) are required each between DI<sub>1</sub>, DI<sub>21</sub> and CP.
- **DO<sub>20</sub>**  
The 20th bit of shift register contents is output from DO<sub>20</sub> synchronized with the clock pulse. By connecting DO<sub>20</sub> with DI<sub>21</sub>, two 20-bit shift registers are connected and becomes 40-bit shift register.
- **DI<sub>21</sub>**  
The 21st ~ 40th data from the LCD controller LSI is input to shift register from DI<sub>21</sub>. By connecting DO<sub>20</sub> with DI<sub>21</sub>, two 20-bit shift registers are connected and becomes 40-bit shift register.
- **DO<sub>40</sub>**  
The 40th bit of shift register contents is output from DO<sub>40</sub> synchronized with the clock pulse. By connecting DO<sub>40</sub> with next MSM5839BGS's DI<sub>1</sub>, this LSI is applicable to a wide screen LCD. Refer to the sample application circuit.
- **DF**  
Alternate signal input pin for LCD driving waveform.
- **V<sub>DD</sub>(V<sub>1</sub>), V<sub>SS</sub>**  
Supply voltage pin. V<sub>DD</sub> should be 4.5 ~ 5.5V. V<sub>SS</sub> is a ground pin (V<sub>SS</sub> = 0V).
- **V<sub>1</sub> (V<sub>DD</sub>), V<sub>2</sub>, V<sub>3</sub>, V<sub>EE</sub> (V<sub>4</sub>)**  
Bias supply voltage pin to drive the LCD. Bias voltage divided by the resistance is usually used as supply voltage source.
- **LOAD**  
The signal for latching the shift register contents is input from this pin.  
When LOAD pin is set at "H", the shift register contents are transferred to 40-bit 4-level driver. When LOAD pin is set at "L", the last display output data (O<sub>1</sub> ~ O<sub>40</sub>), which was transferred when LOAD pin was at "H", is held.
- **O<sub>1</sub> ~ O<sub>40</sub>**  
Display data output pins which correspond to each data bit in the latch.  
One of V<sub>DD</sub>, V<sub>2</sub>, V<sub>3</sub> or V<sub>EE</sub> is selected as a display driving voltage source according to the combination of latched data level and DF signal.  
These pins should be connected to the SEGMENT side of the LCD panel. Refer to the truth table below.

Latched data	DF	Display data output level
H	H	V <sub>EE</sub> (V <sub>4</sub> )
	L	V <sub>DD</sub>
L	H	V <sub>3</sub>
	L	V <sub>2</sub>

■ DOT MATRIX LCD DRIVER · MSM5839B ■

**TIMING CHART**

1/64 duty, 1/9 bias



TYPICAL APPLICATION CIRCUIT

1/64 duty, 1/9 bias

