


CMOS 8-bit Single Chip Microcomputer

Description

The CXP827P16 microcomputer is composed of a CPU, ROM, RAM, and I/O ports. These chips feature many other high-performance circuits in a single-chip CMOS design, including an A/D converter, serial interface, timer/counter, time-base timer, fluorescent display panel controller/driver, remote control receiver, PWM output circuit and 32kHz timer/counter.

This IC also includes sleep/stop functions which can be used to achieve low power consumption.

CXP827P16 is the PROM-incorporated version of the CXP82716 with built-in mask ROM, and it is able to write directly into the program. Thus, it is most suitable for evaluation use during system development and for small-quantity production.



Structure


Silicon gate CMOS IC

Features


- Instruction set which supports a wide array of data types
 - 213 types of instructions which include 16-bit calculations, multiplication and division arithmetic, and Boolean bit operations.
- Minimum instruction cycle
 - 400ns at 10MHz
 - 122μs at 32kHz
- On-chip PROM
 - 16 Kbytes
- On-chip RAM
 - 448 bytes (Including fluorescent display data area)
- Peripheral functions
 - A/D converter
 - 8-bit, 8-channel, successive approximation system (conversion rate 32μs/10MHz)
 - Serial interface
 - On-chip 8-bit, 8-stage FIFO (1 to 8 bytes auto transfer), 2 channels for 1 circuit
 - Timers
 - 8-bit timer
 - 8-bit timer/counter
 - 19-bit time-base timer
 - 32kHz timer/counter
 - Fluorescent display panel controller/driver
 - High voltage drive output port of 24 pins (40V)
 - Maximum of 144 segments display available
 - 1 to 16-digit dynamic display
 - Dimmer function
 - On-chip pull-down resistor
 - Hardware key scan function (Maximum of 8 × 8 key matrix available)
 - Remote control receiver circuit
 - On-chip 6-stage FIFO 8-bit pulse measurement counter
 - PWM output
 - 8-bit, 1-channel
- Interrupts
 - 13 factors, 13 vectors multi-interruption possible
- Standby mode
 - SLEEP/STOP
- Package
 - 64-pin plastic SDIP

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

Block Diagram



Pin Configuration (Top View)



- Note)**
1. Vpp (Pin 3) is always connected to VDD.
 2. PH0/TX (Pin 1) is input port during port selection;
oscillation output during oscillation selection

Pin Description

Symbol	I/O	Functions	
PA0/AN0 to PA7/AN7	I/O/Analog Input	(Port A) 8-bit I/O port. I/O can be set in a bit unit. Incorporation of pull-up resistor can be set through the software in a unit of 4 bits. (8 pins)	Analog inputs to A/D converter. (8 pins)
PB0/ $\overline{\text{CS1}}$	I/O/Input	(Port B) 8-bit I/O port. I/O can be set in a bit unit. Incorporation of pull-up resistor can be set through the software in a unit of 4 bits. (8 pins)	Chip select input for serial interface (CH1).
PB1/ $\overline{\text{CS0}}$	I/O/Input		Chip select input for serial interface (CH0).
PB2/ $\overline{\text{SCK0}}$	I/O/I/O		Serial clock I/O (CH0).
PB3/SI0	I/O/Input		Serial data input (CH0).
PB4/SO0	I/O/Output		Serial data output (CH0).
PB5/ $\overline{\text{SCK1}}$	I/O/I/O		Serial clock I/O (CH1).
PB6/SI1	I/O/Input		Serial data input (CH1).
PB7/SO1	I/O/Output		Serial data output (CH1).
PC0/KR0 to PC7/KR7	I/O/Input	(Port C) 8-bit I/O port. I/O can be set in a bit unit. Capable of driving 12mA sync current. Incorporation of pull-up resistor can be set through the software in a unit of 4 bits. (8 pins)	Key return input for fluorescent display panel (FDP) segment signal which performs key scanning. (8 pins)
PE0/INT0/ $\overline{\text{EC}}$	Input/Input/ Input	(Port E) 7-bit port. Lower 5 bits are for inputs; upper 2 bits are for outputs. (7 pins)	External interrupt requests. (4 pins)
PE1/INT1	Input/Input		Non-maskable interruption request input.
PE2/INT2	Input/Input		
PE3/INT3/ NMI	Input/Input/ Input		Input for remote control receiving circuit.
PE4/RMC	Input/Input		8-bit PWM output.
PE5	Output		Output for timer/counter rectangular waveform and 32kHz oscillation frequency division.
PE6/ADJ/TO	Output		





Symbol	I/O	Functions	
PF5/S13 to PF7/S15	Output/Output	(Port F) 3-bit output port. (3 pins)	Segment signal output for FDP. (3 pins)
S16 to S20	Output	Segment signal output for FDP. (5 pins)	
T8/S28 to T15/S21	Output/Output	Output for FDP timing and segment signals. (8 pins)	
T0 to T7	Output	Timing signal output for FDP. (8 pins)	
V _{FDP}		FDP voltage supply when on-chip resistor is selected by mask option.	
EXTAL	Input	Crystal connectors for system clock oscillation. When the clock is supplied externally, input to EXTAL; opposite phase clock should be input to XTAL.	
XTAL	Output		
PH1/TEX	Input/Input	(Port H) 2-bit input port. (2 pins)	Crystal connectors for 32kHz timer/counter clock oscillation circuit. Connect a 32kHz crystal oscillator between TEX and TX. For usage as event input, connect clock oscillation source to TEX, and leave TX open.
PH0/TX	Input/Output		
$\overline{\text{RST}}$	Input	System reset. Low-level active. $\overline{\text{RST}}$ is input pin.	
V _{pp}		Positive power supply pin for writing of built-in PROM. Under normal operating conditions, connect to V _{DD} .	
V _{DD}		Positive power supply.	
V _{SS}		GND	

I/O Circuit Format for Pins

Pin	Circuit format	When reset
PA0/AN0 to PA7/AN7 8 pins	Port A * Pull-up transistors approx. 100kΩ	Hi-Z
PB0/ $\overline{\text{CS1}}$ PB1/ $\overline{\text{CS0}}$ PB3/SI0 PB6/SI1 4 pins	Port B * Pull-up transistors approx. 100kΩ SI0 and SI1 are not schmitt input.	Hi-Z
PB2/ $\overline{\text{SCK0}}$ PB5/ $\overline{\text{SCK1}}$ 2 pins	Port B * Pull-up transistors approx. 100kΩ	Hi-Z

– 7 –

Pin	Circuit format	When reset
PE5/PWM 1 pin		High level
PE6/TO/ADJ 1 pin	*1 ADJ signal is a frequency dividing output for 32kHz oscillation frequency adjustment. ADJ2K can be used for buzzer output. *2 Pull-up transistor approx. 150kΩ .	High level (with approx. 150kΩ resistor when reset)
PF5/S13 to PF7/S15 3 pin	* High voltage drive transistor	Hi-Z

Pin	Circuit format	When reset
S16 to S20 T15/S21 to T8/S28 T0 to T7 21 pins	 * High voltage drive transistor Pull-down resistor V_{FDP}	Low level
EXTAL XTAL 2 pins	 • Diagram shows circuit construction for oscillation. • During STOP feedback resistor is disconnected, and XTAL becomes "H" level.	Oscillator
PH1/TEX PH0/TX 2 pins	 32kHz oscillation circuit control "1" when reset Data bus RD (Port H) Clock input	Oscillation halted prot input
$\overline{\text{RST}}$ 1 pin	 Pull-up resistor Schmitt input	Low level

Absolute Maximum Ratings

(V_{SS} = 0V)

Item	Symbol	Rating	Unit	Remarks
Supply voltage	V _{DD}	−0.3 to +7.0	V	
	V _{PP}	−0.3 to +13.0	V	Incorporated PROM
Input voltage	V _{IN}	−0.3 to +7.0* ¹	V	
Output voltage	V _{OUT}	−0.3 to +7.0* ¹	V	
Display output voltage	V _{OD}	V _{DD} − 40 to V _{DD} + 0.3	V	As P channel transistor is open drain, V _{DD} voltage is determined as reference.
High level output current	I _{OH}	−5	mA	Other than display output pins* ² : per pin
	I _{ODH1}	−15	mA	Display output S13 to S20: per pin
	I _{ODH2}	−35	mA	Display output T0 to T7 T8/S28 to T15/S21: per pin
High level total output current	ΣI _{OH}	−40	mA	Total of other than display output pins
	ΣI _{ODH}	−100	mA	Total of display output pins
Low level output current	I _{OL}	15	mA	Port 1 pin
	I _{OLC}	20	mA	Large current port pin* ³
Low level total output current	ΣI _{OL}	100	mA	Total of all pins
Operating temperature	T _{opr}	−10 to +75	°C	
Storage temperature	T _{stg}	−55 to +150	°C	
Allowable power dissipation	P _D	1000	mW	

*1) V_{IN} and V_{OUT} must not exceed V_{DD}+0.3V.

*2) Specifies output current of general-purpose I/O ports.

*3) The large current drive transistor is an N-ch transistor of Port C (PC).

Note) Usage exceeding absolute maximum ratings may permanently impair the LSI. Normal operation should be conducted under the recommended operating conditions. Exceeding these conditions may adversely affect the reliability of the LSI.

Recommended Operating Conditions

(Vss = 0V)

Item	Symbol	Min.	Max.	Unit	Remarks
Supply voltage	V _{DD}	4.5	5.5	V	Guaranteed operation range for high speed mode (1/2, 1/4 frequency dividing clock)
		3.5	5.5	V	Guaranteed operation range for low speed mode (1/16 frequency dividing clock)
		2.7	5.5	V	Guaranteed operation range with TEX clock
		2.5	5.5	V	Guaranteed data hold operation range during STOP
	V _{pp}	V _{pp} = V _{DD}		V	*4
High level input voltage	V _{IH}	0.7V _{DD}	V _{DD}	V	*1
	V _{IHS}	0.8V _{DD}	V _{DD}	V	Hysteresis input*2
	V _{IHEX}	V _{DD} - 0.4	V _{DD} + 0.3	V	EXTAL pin*3
Low level input voltage	V _{IL}	0	0.3V _{DD}	V	*1
	V _{ILS}	0	0.2V _{DD}	V	Hysteresis input*2
	V _{ILEX}	-0.3	0.4	V	EXTAL pin*3
Operating temperature	Topr	-10	+75	°C	

*1) All regular input port (PA, PB4, PB7, PC, PH).

*2) For pins $\overline{\text{RST}}$, $\overline{\text{CS0}}$, $\overline{\text{CS1}}$, SI0, SI1 $\overline{\text{SCK0}}$, $\overline{\text{SCK1}}$, $\overline{\text{EC/INT0}}$, INT1, INT2, INT3/ $\overline{\text{NMI}}$, RMC.

*3) Specifies only for external clock input.

*4) V_{pp} should be the same voltage as V_{DD}.

Electrical Characteristics

DC Characteristics

(Ta = -10 to +75°C, Vss = 0V)

Item	Symbol	Pin	Condition	Min.	Typ.	Max.	Unit
High level output voltage	VOH	PA, PB, PC, PE5, PE6	VDD = 4.5V, IOH = -0.5mA	4.0			V
			VDD = 4.5V, IOH = -1.2mA	3.5			V
Low level output voltage	VOL	PA, PB, PC, PE5, PE6	VDD = 4.5V, IOL = 1.8mA			0.4	V
			VDD = 4.5V, IOL = 3.6mA			0.6	V
		PC	VDD = 4.5V, IOL = 12.0mA			1.5	V
Input current	IIHE	EXTAL	VDD = 5.5V, VIH = 5.5V	0.5		40	μA
	IILE		VDD = 5.5V, VIL = 0.4V	-0.5		-40	μA
	IIHT	TEX	VDD = 5.5V, VIH = 5.5V	0.1		10	μA
	IILT		VDD = 5.5V, VIL = 0.4V	-0.1		-10	μA
	IILR	RST	VDD = 5.5V, VIL = 0.4V	-1.5		-400	μA
	IIH	PA to PC*1	VDD = 4.5V, VIH = 4.0V	-3.3			μA
	IIL		VDD = 5.5V, VIL = 0.4V			50	μA
I/O leak current	IIZ	PA to PC*1, PE0 to PE4	VDD = 5.5V VI = 0, 5.5V			±10	μA
Display output current	IOH	S13 to S20		-8			mA
		S21/T15 to S28/T8, T0 to T7	VDD = 4.5V VOH = VDD - 2.5V	-20			mA
Open drain output leak current (P-CH Tr off state)	ILOL	S13 to S20, S21/T15 to S28/T8, T0 to T7	VDD = 5.5V VOL = VDD - 35V VFDP = VDD - 35V			-20	μA
Pull-down resistor	RL	S16 to S20, S21/T15 to S28/T8, T0 to T7	VDD = 5V VFDP = VDD - 35V	60	100	270	kΩ
Supply current*2	IDD1	VDD	High-speed mode operation (1/2 frequency dividing clock) VDD = 5.5V, 10MHz crystal oscillation (C1 = C2 = 15pF)		20	40	mA
	IDD2		VDD = 3V, 32kHz crystal oscillation (C1 = C2 = 47pF)		400	1000	μA
	IDDS1		SLEEP mode VDD = 5.5V, 10MHz crystal oscillation (C1 = C2 = 15pF)		1.2	8	mA
	IDDS2		VDD = 3V, 32kHz crystal oscillation (C1 = C2 = 47pF)		9	30	μA
	IDDS3		STOP mode VDD = 5.5V, termination of 10 MHz and 32 kHz crystal oscillation.			30	μA

Item	Symbol	Pin	Codition	Min.	Typ.	Max.	Unit
Input capacitance	C _{IN}	PA to PC, PE0 to PE4, PH, EXTAL, XTAL, RST	1MHz clock 0V for pins other than the measured pins		10	20	pF

*1) In each pin of PA to PC, the input current is specified when pull-up resistor has been selected; leakage current is specified when no resistor is selected.

*2) All output pins are left open.

AC Characteristics

(1) Clock timing

(Ta = -10 to +75°C, VDD = 4.5 to 5.5V, VSS = 0V)

Item	Symbol	Pin	Conditions	Min.	Typ.	Max.	Unit
System clock frequency	fc	XTAL EXTAL	Fig. 1, Fig. 2	1		10	MHz
System clock input pulse width	t _{XL} , t _{XH}	EXTAL	Fig. 1, Fig. 2 External clock drive	37.5			ns
System clock input rise and fall time	t _{CR} , t _{CF}	EXTAL	Fig. 1, Fig. 2 External clock drive			200	ns
Event count input clock pulse width	t _{EH} , t _{EL}	$\overline{EC}$	Fig. 3	t _{sys} + 50*			ns
Event count input clock rise and fall time	t _{ER} , t _{EF}	$\overline{EC}$	Fig. 3			20	ms
System clock frequency	fc	TEX TX	VDD = 2.7 to 5.5V Fig. 2 (32kHz clock applied condition)		32.768		kHz
Event count input clock input pulse width	t _{TL} , t _{TH}	TEX	Fig. 3	10			μs
Event count input clock rise and fall time	t _{TR} , t _{TF}	TEX	Fig. 3			20	ms

* t_{sys} indicates the three values below according to the upper two bits (CPU clock selected) of the clock control register (address: 00FEH).

t_{sys} (ns) = 2000/fc (upper two bits = "00"), 4000/fc (upper two bits = "01"), 16000/fc (upper two bits = "11")

Fig. 1. Clock timing




Fig. 2. Clock applied conditions





Fig. 3. Event count clock timing



(2) Serial transfer

(Ta = -10 to +75°C, V_{DD} = 4.5 to 5.5V, V_{SS} = 0V)


Item	Symbol	Pin	Condition	Min.	Max.	Unit
$\overline{CS0} \downarrow \rightarrow \overline{SCK0}$ ($\overline{CS1} \downarrow \rightarrow \overline{SCK1}$) delay time	t_{DCSK}	$\overline{SCK0}$ ($\overline{SCK1}$)	Chip select transfer mode ($\overline{SCK0}$ ($\overline{SCK1}$) = output mode)		$t_{sys} + 200$	ns
$\overline{CS0} \uparrow \rightarrow \overline{SCK0}$ ($\overline{CS1} \uparrow \rightarrow \overline{SCK1}$) float delay time	t_{DCSKF}	$\overline{SCK0}$ ($\overline{SCK1}$)	Chip select transfer mode ($\overline{SCK0}$ ($\overline{SCK1}$) = output mode)		$t_{sys} + 200$	ns
$\overline{CS0} \downarrow \rightarrow SO0$ ($\overline{CS1} \downarrow \rightarrow SO1$) delay time	t_{DCSO}	SO0 (SO1)	Chip select transfer mode		$t_{sys} + 200$	ns
$\overline{CS0} \uparrow \rightarrow SO0$ ($\overline{CS1} \uparrow \rightarrow SO1$) float delay time	t_{DCSOF}	SO0 (SO1)	Chip select transfer mode		$t_{sys} + 200$	ns
$\overline{CS0}$ ($\overline{CS1}$) high level width	t_{WHCS}	$\overline{CS0}$ ($\overline{CS1}$)	Chip select transfer mode	$t_{sys} + 200$		ns
$\overline{SCK0}$ ($\overline{SCK1}$) cycle time	t_{KCY}	$\overline{SCK0}$ ($\overline{SCK1}$)	Input mode	$2t_{sys} + 200$		ns
			Output mode	16000/fc		ns
$\overline{SCK0}$ ($\overline{SCK1}$) High and Low level widths	t_{KH} t_{KL}	$\overline{SCK0}$ ($\overline{SCK1}$)	Input mode	$t_{sys} + 100$		ns
			Output mode	8000/fc-5		ns
SI0 (SI1) input setup time (for $\overline{SCK0} \uparrow$ ($\overline{SCK1} \uparrow$))	t_{SIK}	SI0 (SI1)	$\overline{SCK0}$ ($\overline{SCK1}$) input mode	0		ns
			$\overline{SCK0}$ ($\overline{SCK1}$) output mode	100		ns
SI0 (SI1) input hold time (for $\overline{SCK0} \uparrow$ ($\overline{SCK1} \uparrow$))	t_{KSI}	SI0 (SI1)	$\overline{SCK0}$ ($\overline{SCK1}$) input mode	200		ns
			$\overline{SCK0}$ ($\overline{SCK1}$) output mode	$t_{sys} + 200$		ns
$\overline{SCK0} \downarrow \rightarrow SO0$ ($\overline{SCK1} \downarrow \rightarrow SO1$) delay time	t_{KSO}	SO0 (SO1)	$\overline{SCK0}$ ($\overline{SCK1}$) input mode	100	$t_{sys} + 200$	ns
			$\overline{SCK0}$ ($\overline{SCK1}$) output mode		100	ns

Note 1) t_{sys} indicates the three values below according to the upper two bits (CPU clock selected) of the control clock register (address: 00FE_H).

t_{sys} (ns) = 2000/fc (upper two bits = "00"), 4000/fc (upper two bits = "01"), 16000/fc (upper two bits = "11")

Note 2) The load condition for the $\overline{SCK0}$ ($\overline{SCK1}$) output mode, SO0 (SO1) output delay time is 50pF+1TTL.

Fig. 4. Serial transfer CH0 timing




(3) A/D converter characteristics

(Ta = -10 to +75°C, V_{DD} = 4.5 to 5.5V, V_{SS} = 0V)

Item	Symbol	Pin	Condition	Min.	Typ.	Max.	Unit
Resolution						8	Bits
Linearity error			Ta = 25°C V _{DD} = 5.0V V _{SS} = 0V			±3	LSB
Zero transition voltage	V _{ZT} *1			-10	10	70	mV
Full-scale transition voltage	V _{FT} *2			4910	4970	5030	mV
Conversion time	t _{CONV}			160/f _{ADC} *3			μs
Sampling time	t _{SAMP}			12/f _{ADC} *3			μs
Analog input voltage	V _{IAN}	AN0 to AN7		0		V _{DD}	V

Fig. 5. Definition of A/D converter terms





- *1) V_{ZT}: Value at which the digital conversion value changes from 00H to 01H and vice versa.
- *2) V_{FT}: Value at which the digital conversion value changes from FEH to FFH and vice versa.
- *3) f_{ADC} indicates the below values due to the bit 6 (CKS) of A/D control register (ADC: 00F9H) and the bit 7 (PCK1) and bit 6 (PCK0) of clock control register (CLC: 00FEH)

PCK1, 0 \ CKS	0 (φ/2 selection)	1 (φ selection)
	00 (φ = f _{EX} /2)	01 (φ = f _{EX} /4)
00 (φ = f _{EX} /2)	f _{ADC} = f _C /2	f _{ADC} = f _C
01 (φ = f _{EX} /4)	f _{ADC} = f _C /4	f _{ADC} = f _C /2
11 (φ = f _{EX} /16)	f _{ADC} = f _C /16	f _{ADC} = f _C /8


(4) Interruption, reset input(Ta = -10 to +75°C, V_{DD} = 4.5 to 5.5V, V_{SS} = 0V)

Item	Symbol	Pin	Condition	Min.	Max.	Unit
External interruption High and Low level widths	t _{IH} t _{IL}	INT0 INT1 INT2 INT3 $\overline{\text{NMI}}$		1		μs
Reset input Low level width	t _{RSL}	$\overline{\text{RST}}$		32/fc		μs

Fig 6. Interruption input timing**Fig. 7. $\overline{\text{RST}}$ input timing**

Appendix

Fig. 8. Recommended oscillation circuit





Manufacturer	Model	fc (MHz)	C ₁ (pF)	C ₂ (pF)	R _d (Ω)	Circuit example	
MURATA MFG CO., LTD.	CSA4.19MG	4.19	30	30	0	(i)	
	CSA8.00MTZ	8.00					
	CSA10.0MTZ	10.00					
	CST4.19MGW*	4.19				(ii)	
	CST8.00MTW*	8.00					
	CST10.0MTW*	10.00					
RIVER ELETEC CO., LTD.	HC-49/U03	4.19	12	12	0	(i)	
		8.00					
		10.00					
KINSEKI LTD.	HC-49/U (-S)	4.19	27	27	0		(i)
		8.00					
		10.00	20	20			
	P3	32.768kHz	50	22	1M	(iii)	

The above model with an asterisk (*) includes the capacitors (C1, C2).

Selection Guide

Option Item	Mask Product	CXP827P16S-1-□□□
Package	64-pin plastic SDIP	64-pin plastic SDIP
ROM capacitance	12 Kbytes/16 Kbytes	PROM 16 Kbytes
Reset pin pull-up resistor	Existent/Non-Existent	Existent
High voltage drive output pin pull-down resistor	Existent/Non-Existent	Existent (T0 to T7, S16 to S28), Non-Existent (S13 to S15)


Characteristics Curves



Package Outline

Unit: mm

64PIN SDIP (PLASTIC) 750mil



PACKAGE STRUCTURE

SONY CODE	SDIP-64P-01
EIAJ CODE	SDIP064-P-0750-A
JEDEC CODE	

MOLDING COMPOUND	EPOXY / PHENOL RESIN
LEAD TREATMENT	SOLDER PLATING
LEAD MATERIAL	42 ALLOY
PACKAGE WEIGHT	8.6g