



HCF40181B


4-BIT ARITHMETIC LOGIC UNIT

- FULL LOOK-AHEAD CARRY FOR SPEED OPERATIONS ON LONG WORDS
- GENERATES 16 LOGIC FUNCTIONS OF TWO BOOLEAN VARIABLES
- GENERATES 16 ARITHMETIC FUNCTIONS OF TWO 4-BIT BINARY WORDS
- A = B COMPARATOR OUTPUT AVAILABLE
- RIPPLE-CARRY INPUT AND OUTPUT AVAILABLE
- TYPICAL ADDITION TIME 200ns AT $V_{DD} = 10V$
- STANDARDIZED SYMMETRICAL OUTPUT CHARACTERISTICS
- QUIESCENT CURRENT SPECIF. UP TO 20V
- 5V, 10V, AND 15V PARAMETRIC RATINGS
- INPUT LEAKAGE CURRENT
 $I_l = 100nA$ (MAX) AT $V_{DD} = 18V$ $T_A = 25^\circ C$
- 100% TESTED FOR QUIESCENT CURRENT
- MEETS ALL REQUIREMENTS OF JEDEC JESD13B "STANDARD SPECIFICATIONS FOR DESCRIPTION OF B SERIES CMOS DEVICES"

DESCRIPTION

HCF40181B is a monolithic integrated circuit fabricated in Metal Oxide Semiconductor technology available in SOP packages.

HCF40181B is a low-power 4-bit parallel arithmetic logic unit (ALU) capable of providing 16 binary arithmetic operations on two 4-bit words




ORDER CODES

| PACKAGE | TUBE | T & R |
|---------|-------------|----------------|
| SOP | HCF40181BM1 | HCF40181M013TR |

and 16 logical functions of two Boolean variables. The mode control input M selects logical (M = High) or arithmetic (M = Low) operations. The four select inputs (S0, S1, S2, and S3) select the desired logical or arithmetic functions, which include AND, OR, NAND, NOR, and exclusive-OR and NOR in the logical mode, and addition, subtraction, decrement, left-shift and straight transfer in the arithmetic mode, according to the truth table. HCF40181B operations may be interpreted with either active-low or active-high data at the A and B word inputs and the function outputs F, by using the appropriate truth table. HCF40181B contains logic for full look-ahead carry operations for fast carry generations using the carry-generate and carry propagate outputs G

PIN CONNECTION




HCF40181B

and \bar{P} for the four bits of HCF40181B. Use of the HCF40182B look-ahead carry generator in conjunction with multiple HCF40181Bs permits high-speed arithmetic operations on long words. A ripple carry output C_{n+4} is available for use in systems where speed is not of primary importance. Also included in HCF40181B is a comparator output $A = B$, which assumes a high level whenever the two four-bit input words A and

B are equal and the device is in subtract mode. In addition, relative magnitude information may be derived from the carry-in input C_n and ripple carry-out output C_{n+4} by placing the unit in the subtract mode and externally decoding using the information in table II. HCF40181B is similar to industry types MC14581 and 74181.


INPUT EQUIVALENT CIRCUIT




PIN DESCRIPTION

| PIN No | SYMBOL | NAME AND FUNCTION |
|---------------|----------------------------|--------------------------|
| 1, 22, 20, 18 | \bar{B}_0 to \bar{B}_3 | Word B |
| 2, 23, 21, 19 | A0 to A3 | Word A |
| 6, 5, 4, 3 | S0 to S3 | Function Select Inputs |
| 9, 10, 11, 13 | \bar{F}_0 to \bar{F}_3 | Output Function |
| 7 | C_n | Carry Input |
| 8 | M | Mode Control |
| 14 | A = B | Compare Output |
| 15 | \bar{P} | Look Ahead Carry Outputs |
| 16 | C_{n+4} | Ripple Carry Output |
| 17 | \bar{G} | Look Ahead Carry Outputs |
| 12 | V_{SS} | Negative Supply Voltage |
| 24 | V_{DD} | Positive Supply Voltage |

FUNCTIONAL DIAGRAM



LOGIC DIAGRAM (ACTIVE-LOW DATA)



TRUTH TABLE 1

| FUNCTION SELECT | | | | INPUTS/OUTPUTS ACTIVE LOW | | INPUTS/OUTPUTS ACTIVE HIGH | |
|-----------------|----|----|----|---------------------------|---|----------------------------|---|
| S3 | S1 | S2 | S0 | Logic Function (M = H) | Arithmetic* Function (M = L, Cn = L) | Logic Function (M = H) | Arithmetic* Function (M = L, Cn = H) |
| L | L | L | L | A | A minus 1 | A | A |
| L | L | L | H | AB | AB minus 1 | A + B | A + B |
| L | L | H | L | A + B | AB minus 1 | AB | A + B |
| L | L | H | H | Logic 1 | minus 1 | Logic 0 | minus 1 |
| L | H | L | L | A + B | A plus (A + B) | AB | A plus AB |
| L | H | L | H | B | AB plus (A + B) | B | (A + B) plus AB |
| L | H | H | L | A ⊕ B | A minus B minus 1 | A ⊕ B | A minus B minus 1 |
| L | H | H | H | A + B | A + B | AB | AB minus 1 |
| H | L | L | L | AB | A plus (A + B) | A + B | A plus AB |
| H | L | L | H | A ⊕ B | A plus B | A ⊕ B | A plus B |
| H | L | H | L | B | AB plus (A + B) | B | (A + B) plus AB |
| H | L | H | H | A + B | A + B | AB | AB minus 1 |
| H | H | L | L | Logic 0 | A plus A | Logic 1 | A plus A |
| H | H | L | H | AB | AB plus A | A + B | (A + B) plus A |
| H | H | H | L | AB | AB plus A | A + B | (A + B) plus A |
| H | H | H | H | A | A | A | A minus 1 |

• : Expressed as two's complement. For arithmetic function with Cn in the opposite state, the resulting function is as show plus 1.

TRUTH TABLE 2: MAGNITUDE COMPARISON

| ACTIVE-HIGH DATA | | | ACTIVE-LOW DATA | | |
|------------------|-------------|-----------|-----------------|-------------|-----------|
| INPUT Cn | OUTPUT Cn+4 | MAGNITUDE | INPUT Cn | OUTPUT Cn+4 | MAGNITUDE |
| H | H | A ≤ B | L | L | A ≤ B |
| L | H | A < B | H | L | A < B |
| H | L | A > B | L | H | A > B |
| L | L | A ≥ B | H | H | A ≥ B |

TRUTH TABLE 3: AC TEST SETUP REFERENCE (ACTIVE-LOW DATA)

| TEST DELAY TIMES | AC PATHS | | DC DATA INPUTS | | MODE* |
|--|----------|---------|------------------------|------------|--------------|
| | INPUTS | OUTPUTS | TO VSS | TO VDD | |
| SUM _{IN} to SUM _{OUT} | B0 | Any F | B1, B2, B3, M, Cn | All A's | ADD |
| SUM _{IN} to P | A0 | P | A1, A2, A3, M, Cn | All B's | ADD |
| SUM _{IN} to G | B0 | G | All A's, M, Cn | B1, B2, B3 | ADD |
| SUM _{IN} to Cn+4 | B0 | Cn+4 | All A's, M, Cn | B1, B2, B3 | ADD |
| Cn to SUM _{OUT} | Cn | Any F | All A's, M | All B's | ADD |
| Cn to Cn+4 | Cn | Cn+4 | All A's, M | All B's | ADD |
| SUM _{IN} to A = B | B0 | A = B | All A's, B1, B2, B3, M | Cn | SUBTRACT |
| SUM _{IN} to SUM _{OUT} (logic mode) | All B,s | Any F | All A's, Cn | M | EXCLUSIVE OR |

• ADD Mode: S0, S3 = VDD; S1, S2 = VSS. SUBTRACT Mode: S0, S3 = VSS; S1, S2 = VDD.

ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Value | Unit |
|-----------|---|------------------------|------|
| V_{DD} | Supply Voltage | -0.5 to +22 | V |
| V_I | DC Input Voltage | -0.5 to $V_{DD} + 0.5$ | V |
| I_I | DC Input Current | ± 10 | mA |
| P_D | Power Dissipation per Package | 200 | mW |
| | Power Dissipation per Output Transistor | 100 | mW |
| T_{op} | Operating Temperature | -55 to +125 | °C |
| T_{stg} | Storage Temperature | -65 to +150 | °C |

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied.

All voltage values are referred to V_{SS} pin voltage.

RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter | Value | Unit |
|----------|-----------------------|---------------|------|
| V_{DD} | Supply Voltage | 3 to 20 | V |
| V_I | Input Voltage | 0 to V_{DD} | V |
| T_{op} | Operating Temperature | -55 to 125 | °C |

DC SPECIFICATIONS

| Symbol | Parameter | Test Condition | | | | Value | | | | | | Unit | |
|-----------------|--------------------------------|-----------------------|-----------------------|---------------------------------|------------------------|-----------------------|---------------|-----------|-------------|----------|--------------|----------|---------|
| | | V _I (V) | V _O (V) | I _{OL} (μ A) | V _{DD} (V) | T _A = 25°C | | | -40 to 85°C | | -55 to 125°C | | |
| | | | | | | Min. | Typ. | Max. | Min. | Max. | Min. | | Max. |
| I _L | Quiescent Current | 0/5 | | | 5 | | 0.04 | 5 | | 150 | | 150 | μ A |
| | | 0/10 | | | 10 | | 0.04 | 10 | | 300 | | 300 | |
| | | 0/15 | | | 15 | | 0.04 | 20 | | 600 | | 600 | |
| | | 0/20 | | | 20 | | 0.08 | 100 | | 3000 | | 3000 | |
| V _{OH} | High Level Output Voltage | 0/5 | | <1 | 5 | 4.95 | | | 4.95 | | 4.95 | | V |
| | | 0/10 | | <1 | 10 | 9.95 | | | 9.95 | | 9.95 | | |
| | | 0/15 | | <1 | 15 | 14.95 | | | 14.95 | | 14.95 | | |
| V _{OL} | Low Level Output Voltage | 5/0 | | <1 | 5 | | 0.05 | | | 0.05 | | 0.05 | V |
| | | 10/0 | | <1 | 10 | | 0.05 | | | 0.05 | | 0.05 | |
| | | 15/0 | | <1 | 15 | | 0.05 | | | 0.05 | | 0.05 | |
| V _{IH} | High Level Input Voltage | | 0.5/4.5 | <1 | 5 | 3.5 | | | 3.5 | | 3.5 | | V |
| | | | 1/9 | <1 | 10 | 7 | | | 7 | | 7 | | |
| | | | 1.5/13.5 | <1 | 15 | 11 | | | 11 | | 11 | | |
| V _{IL} | Low Level Input Voltage | | 4.5/0.5 | <1 | 5 | | | 1.5 | | 1.5 | | 1.5 | V |
| | | | 9/1 | <1 | 10 | | | 3 | | 3 | | 3 | |
| | | | 13.5/1.5 | <1 | 15 | | | 4 | | 4 | | 4 | |
| I _{OH} | Output Drive Current | 0/5 | 2.5 | <1 | 5 | -1.36 | -3.2 | | -1.1 | | -1.1 | | mA |
| | | 0/5 | 4.6 | <1 | 5 | -0.44 | -1 | | -0.36 | | -0.36 | | |
| | | 0/10 | 9.5 | <1 | 10 | -1.1 | -2.6 | | -0.9 | | -0.9 | | |
| | | 0/15 | 13.5 | <1 | 15 | -3.0 | -6.8 | | -2.4 | | -2.4 | | |
| I _{OL} | Output Sink Current | 0/5 | 0.4 | <1 | 5 | 0.44 | 1 | | 0.36 | | 0.36 | | mA |
| | | 0/10 | 0.5 | <1 | 10 | 1.1 | 2.6 | | 0.9 | | 0.9 | | |
| | | 0/15 | 1.5 | <1 | 15 | 3.0 | 6.8 | | 2.4 | | 2.4 | | |
| I _I | Input Leakage Current | 0/18 | Any Input | | 18 | | $\pm 10^{-5}$ | ± 0.1 | | ± 1 | | ± 1 | μ A |
| I _{OZ} | 3-State Output Leakage Current | 0/18 | Any Input | | 18 | | $\pm 10^{-4}$ | ± 0.4 | | ± 12 | | ± 12 | μ A |
| C _I | Input Capacitance | | Any Input | | | | 5 | 7.5 | | | | | pF |

The Noise Margin for both "1" and "0" level is: 1V min. with V_{DD}=5V, 2V min. with V_{DD}=10V, 2.5V min. with V_{DD}=15V


DYNAMIC ELECTRICAL CHARACTERISTICS ($T_{amb} = 25^{\circ}\text{C}$, $C_L = 50\text{pF}$, $R_L = 200\text{K}\Omega$, $t_r = t_f = 20\text{ ns}$)

| Symbol | Parameter | Test Condition | | Value (*) | | | Unit |
|---------------------|--|----------------|--|-----------|------|------|------|
| | | V_{DD} (V) | | Min. | Typ. | Max. | |
| t_{PHL} t_{PLH} | Propagation Delay Time A or B to F (logic mode) A or B to G or P | 5 | | | 400 | 800 | ns |
| | | 10 | | | 160 | 320 | |
| | | 15 | | | 120 | 240 | |
| | A or B to F, C_{n+4} , or A = B | 5 | | | 500 | 1000 | ns |
| | | 10 | | | 200 | 400 | |
| | | 15 | | | 140 | 280 | |
| | C_n to F | 5 | | | 320 | 640 | ns |
| | | 10 | | | 135 | 270 | |
| | | 15 | | | 100 | 200 | |
| | C_n to C_{n+4} | 5 | | | 200 | 400 | ns |
| | | 10 | | | 100 | 200 | |
| | | 15 | | | 70 | 140 | |
| t_{THL} t_{TLH} | Transition Time | 5 | | | 100 | 200 | ns |
| | | 10 | | | 50 | 100 | |
| | | 15 | | | 40 | 80 | |

(*) Typical temperature coefficient for all V_{DD} value is 0.3 %/°C

(1) : If more than one unit is cascaded, t_r should be made less than or equal to the sum of the transition time and the fixed propagation delay of the output of the driving stage for the estimated capacitive load.

TEST CIRCUIT




$C_L = 50\text{pF}$ or equivalent (includes jig and probe capacitance)

$R_L = 200\text{K}\Omega$


$R_T = Z_{OUT}$ of pulse generator (typically 50Ω)

WAVEFORM : PROPAGATION DELAY TIMES (f=1MHz; 50% duty cycle)



SO-24 MECHANICAL DATA

| DIM. | mm. | | | inch | | |
|------|------------|-------|-------|-------|-------|-------|
| | MIN. | TYP | MAX. | MIN. | TYP. | MAX. |
| A | | | 2.65 | | | 0.104 |
| a1 | 0.1 | | 0.2 | 0.004 | | 0.008 |
| a2 | | | 2.45 | | | 0.096 |
| b | 0.35 | | 0.49 | 0.014 | | 0.019 |
| b1 | 0.23 | | 0.32 | 0.009 | | 0.012 |
| C | | 0.5 | | | 0.020 | |
| c1 | 45° (typ.) | | | | | |
| D | 15.20 | | 15.60 | 0.598 | | 0.614 |
| E | 10.00 | | 10.65 | 0.393 | | 0.419 |
| e | | 1.27 | | | 0.050 | |
| e3 | | 13.97 | | | 0.550 | |
| F | 7.40 | | 7.60 | 0.291 | | 0.300 |
| L | 0.50 | | 1.27 | 0.020 | | 0.050 |
| S | 8° (max.) | | | | | |



Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

© The ST logo is a registered trademark of STMicroelectronics

© 2002 STMicroelectronics - Printed in Italy - All Rights Reserved
STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco
Singapore - Spain - Sweden - Switzerland - United Kingdom - United States.

© <http://www.st.com>