

CMOS 8-Bit Microcontroller

**TMP87C446N, TMP87C846N, TMP87CH46N**


87C446/846/H46 are high speed and high performance 8-bit single chip microcomputers. These MCU contain CPU core, ROM, RAM, input/output ports, an A/D converter, six multi-function timer/counters, a serial interface, a high speed serial output, and two clock generators on a chip.

Part No.	ROM	RAM	Package	OTP version
TMP87C446N	4 K × 8-bit	512 × 8-bit	P-SDIP42-600-1.78	TMP87PH46N
TMP87C846N	8 K × 8-bit			
TMP87CH46N	16 K × 8-bit			

**Features**

- ◆ 8-bit single chip microcomputer TLCS-870 Series
- ◆ Instruction execution time: 0.5  $\mu$ s (at 8 MHz), 122  $\mu$ s (at 32.768 kHz)
- ◆ 412 basic instructions
  - Multiplication and Division (8 bits × 8 bits, 16 bits ÷ 8 bits)
  - Bit manipulations (Set/Clear/Complement/Move/Test/Exclusive or)
  - 16-bit data operations
  - 1-byte jump/subroutine-call (Short relative jump / Vector call)
- ◆ 14 interrupt sources (External: 6, Internal: 8)
  - All sources have independent latches each, and nested interrupt control is available.
  - 4 edge-selectable external interrupts with noise reject
  - High-speed task switching by register bank changeover
- ◆ 5 Input/Output ports (35 pins)
  - High current output: 8 pins (typ. 20 mA)
- ◆ Two 16-bit Timer/Counters
  - Timer, Event counter, Programmable pulse generator output, Pulse width measurement, External trigger timer, Window modes
- ◆ Two 8-bit Timer/Counters
  - Timer, Event counter, Capture (Pulse width/duty measurement), PWM output, Programmable divider output modes
- ◆ Time Base Timer (Interrupt frequency: 1 Hz to 16 kHz)
- ◆ Divider output function (frequency: 1 kHz to 8 kHz)
- ◆ Watchdog Timer
- ◆ 8-bit Serial Interface
  - With 8 bytes transmit/receive data buffer
  - Internal/external serial clock, and 4/8-bit mode
- ◆ 8-bit High Speed Serial Output (rate: max. 1 bit /  $\mu$ s)
- ◆ 8-bit successive approximate type A/D converter with sample and hold
  - 8 analog inputs
  - Conversion time: 23  $\mu$ s / 92  $\mu$ s at 8 MHz programmable selectable

P-SDIP42-600-1.78


 TMP87C446N  
 TMP87C846N  
 TMP87CH46N  
 TMP87PH46N


980910EBP1

- For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter entitled Quality and Reliability Assurance / Handling Precautions.
- TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.
- The products described in this document are subject to the foreign exchange and foreign trade laws.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
- The information contained herein is subject to change without notice.


- ◆ Dual clock operation
- ◆ Five Power saving operating modes
  - STOP mode: Oscillation stops. Battery/Capacitor back-up.  
Port output hold/high-impedance.
  - SLOW mode: Low power consumption operation using low-frequency clock (32.768 kHz).
  - IDLE1 mode: CPU stops, and Peripherals operate using high-frequency clock. Release by interrupts.
  - IDLE2 mode: CPU stops, and Peripherals operate using high and low frequency clock. Release by interrupts.
  - SLEEP mode: CPU stops, and Peripherals operate using low-frequency clock. Release by interrupts.
- ◆ Wide operating voltage: 2.7 to 5.5 V at 4.2 MHz / 32.768 kHz, 4.5 to 5.5 V at 8 MHz / 32.768 kHz
- ◆ Emulation Pod: BM87CH47U0A

## Pin Assignments (Top View)

P-SDIP42-600-1.78



## Block Diagram



## Pin Function

Pin Name	Input / Output	Function
P07 to P00	I/O	
P17, P16	I/O	Two 8-bit programmable input/output ports (tri-state).
P15 (TC2)	I/O (Input)	Each bit of these ports can be individually configured as an input or an output under software control.
P14 (PPG)	I/O (Output)	Programmable pulse generator output
P13 (DVO)		Divider output
P12 (INT2 / TC1)	I/O (Input)	External interrupt input 2 or Timer/Counter 1 input
P11 (INT1)		External interrupt input 1
P10 (INT0)		External interrupt input 0
P22 (XTOUT)	I/O (Output)	Resonator connecting pins (32.768kHz). For inputting external clock, XTIN is used and XTOUT is opened.
P21 (XTIN)	I/O (Input)	When used as an input port, the latch must be set to "1".
P20 (INT5 / STOP)		External interrupt input 5 or STOP mode release signal input
P67 (AIN7) to P60 (AIN0)	I/O (Output)	8-bit programmable input/output port (tri-state). Each bit of the port can be individually configured as an input or an output under software control.
P77 (HSO)		A/D converter analog inputs
P76 (HSCK)	I/O (Output)	8-bit programmable input/output port (tri-state).
P75 (SO)		HSO serial data output
P74 (SI)		HSO serial clock output
P73 (SCK)	I/O (I/O)	SIO serial data output
P72 (PWM / PDO)	I/O (Output)	SIO serial data input
P71 (INT4)		SIO serial clock input/output
P70 (INT3 / TC3)	I/O (Input)	8-bit PWM output or 8-bit programmable divider output
XIN, XOUT	Input, Output	External interrupt input 4
RESET	I/O	External interrupt input 3 or Timer/Counter 3 input
TEST	Input	Resonator connecting pins for high-frequency clock. For inputting external clock, XIN is used and XOUT is opened.
VDD, VSS	Power Supply	Reset signal input or watchdog timer output/address-trap-reset output/system-clock-reset output.
VAREF		+ 5 V, 0 V (GND)
		Analog reference voltage input

## OPERATIONAL DESCRIPTION

### 1. CPU CORE FUNCTIONS

The CPU core consists of a CPU, a system clock controller, an interrupt controller, and a watchdog timer. This section provides a description of the CPU core, the program memory (ROM), the data memory (RAM), and the reset circuit.

#### 1.1 Memory Address Map

The TLCS-870 Series is capable of addressing 64K bytes of memory. Figure 1-1 shows the memory address maps of the 87C446/846/H46/447/847/H47/847L/H47L. In the TLCS-870 Series, the memory is organized 4 address spaces (ROM, RAM, SFR, and DBR). It uses a memory mapped I/O system, and all I/O registers are mapped in the SFR/DBR address spaces. There are 16 banks of general-purpose registers. The register banks are also assigned to the first 128 bytes of the RAM address space.




Figure 1-1. Memory Address Maps

## Electrical Characteristics

(1) 87C446/846/H46/447/847/H47

Absolute Maximum Ratings		$(V_{SS} = 0 \text{ V})$		
Parameter	Symbol	Conditions	Ratings	Unit
Supply Voltage	$V_{DD}$		- 0.3 to 6.5	V
Input Voltage	$V_{IN}$		- 0.3 to $V_{DD} + 0.3$	V
Output Voltage	$V_{OUT}$		- 0.3 to $V_{DD} + 0.3$	V
Output Current (Per 1 pin)	$I_{OUT1}$	Ports P1, P2, P5, P6, P7	3.2	mA
	$I_{OUT2}$	Port P0	30	
Output Current (Total)	$\sum I_{OUT1}$	Ports P1, P2, P5, P6, P7	100	mA
	$\sum I_{OUT2}$	Port P0	120	
Power Dissipation [Topr = 70°C]	PD	87C446/846/H46	600	mW
		87C447/847/H47	350	
Soldering Temperature (time)	$T_{Sld}$		260 (10 s)	°C
Storage Temperature	$T_{Stg}$		- 55 to 125	°C
Operating Temperature	$Topr$		- 30 to 70	°C

Note: The absolute maximum ratings are rated values which must not be exceeded during operation, even for an instant. Any one of the ratings must not be exceeded. If any absolute maximum rating is exceeded, a device may break down or its performance may be degraded, causing it to catch fire or explode resulting in injury to the user. Thus, when designing products which include this device, ensure that no absolute maximum rating value will ever be exceeded.

Recommended Operating Conditions		$(V_{SS} = 0 \text{ V}, Topr = -30 \text{ to } 70^\circ\text{C})$							
Parameter	Symbol	Pins	Conditions		Min	Max	Unit		
Supply Voltage	$V_{DD}$		$f_c = 8 \text{ MHz}$	NORMAL1, 2 mode	4.5	5.5	V		
				IDLE1, 2 mode					
			$f_c = 4.2 \text{ MHz}$	NORMAL1, 2 mode	2.7				
				IDLE1, 2 mode					
			$f_s = 32.768 \text{ kHz}$	SLOW mode					
				SLEEP mode	2.0				
				STOP mode					
Input High Voltage	$V_{IH1}$	Except hysteresis input	$V_{DD} \geq 4.5 \text{ V}$		$V_{DD} \times 0.70$	$V_{DD}$	V		
	$V_{IH2}$	Hysteresis input			$V_{DD} \times 0.75$				
	$V_{IH3}$		$V_{DD} < 4.5 \text{ V}$		$V_{DD} \times 0.90$				
Input Low Voltage	$V_{IL1}$	Except hysteresis input	$V_{DD} \geq 4.5 \text{ V}$		0	$V_{DD} \times 0.30$	V		
	$V_{IL2}$	Hysteresis input				$V_{DD} \times 0.25$			
	$V_{IL3}$		$V_{DD} < 4.5 \text{ V}$			$V_{DD} \times 0.10$			
Clock Frequency	$f_c$	XIN, XOUT	$V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$		1.0	8.0	MHz		
	$f_s$	XTIN, XTOUT				4.2			
			$V_{DD} = 2.7 \text{ to } 5.5 \text{ V}$		30.0	34.0			

Note: The recommended operating conditions for a device are operating conditions under which it can be guaranteed that the device will operate as specified. If the device is used under operating conditions other than the recommended operating conditions (supply voltage, operating temperature range, specified AC/DC values etc.), malfunction may occur. Thus, when designing products which include this device, ensure that the recommended operating conditions for the device are always adhered to.

## D.C. Characteristics

(V<sub>SS</sub> = 0 V, Topr = -30 to 70°C)

Parameter	Symbol	Pins	Conditions	Min	Typ.	Max	Unit
Hysteresis Voltage	V <sub>HS</sub>	Hysteresis inputs	V <sub>DD</sub> = 5.0 V	-	0.9	-	V
Input Current	I <sub>IN1</sub>	TEST	V <sub>DD</sub> = 5.5 V V <sub>IN</sub> = 5.5 V/0 V	-	-	± 2	μA
	I <sub>IN2</sub>	Open drain ports, Tri-state ports					
	I <sub>IN3</sub>	RESET, STOP					
Input Resistance	R <sub>IN2</sub>	RESET		100	220	450	kΩ
Output Leakage Current	I <sub>LO1</sub>	Sink open drain ports	V <sub>DD</sub> = 5.5 V, V <sub>OUT</sub> = 5.5 V	-	-	2	μA
	I <sub>LO2</sub>	Tri-state ports	V <sub>DD</sub> = 5.5 V, V <sub>OUT</sub> = 5.5 V/0 V	-	-	± 2	
Output High Voltage	V <sub>OH2</sub>	Tri-state ports	V <sub>DD</sub> = 4.5 V, I <sub>OH</sub> = -0.7 mA	4.1	-	-	V
Output Low Voltage	V <sub>OL</sub>	Except XOUT and P0	V <sub>DD</sub> = 4.5 V, I <sub>OL</sub> = 1.6 mA	-	-	0.4	V
Output Low current	I <sub>OL3</sub>	P0	V <sub>DD</sub> = 4.5 V, V <sub>OL</sub> = 1.0 V	-	20	-	mA
Supply Current in NORMAL 1, 2 modes	I <sub>DD</sub>		V <sub>DD</sub> = 5.5 V fc = 8 MHz	-	8	14	mA
Supply Current in IDLE 1, 2 modes			fs = 32.768 kHz V <sub>IN</sub> = 5.3 V/0.2 V	-	4	6	
Supply Current in NORMAL 1, 2 modes			V <sub>DD</sub> = 3.0 V fc = 4.19 MHz	-	2.5	3.5	mA
Supply Current in IDLE 1, 2 modes			fs = 32.768 kHz V <sub>IN</sub> = 2.8 V/0.2 V	-	1.5	2.0	
Supply Current in SLOW mode			V <sub>DD</sub> = 3.0 V fs = 32.768 kHz	-	30	60	μA
Supply Current in SLEEP mode			V <sub>IN</sub> = 2.8 V/0.2 V	-	15	30	μA
Supply Current in STOP mode			V <sub>DD</sub> = 5.5 V V <sub>IN</sub> = 5.3 V/0.2 V	-	0.5	10	

Note 1: Typical values show those at Topr = 25°C.

Note 2: Input Current I<sub>IN1</sub>, I<sub>IN3</sub>; The current through resistor is not included, when the input resistor (pull-up or pull-down) is contained.Note 3: I<sub>DD</sub>; Except for I<sub>REF</sub>

## A / D Conversion Characteristics

(V<sub>SS</sub> = 0 V, V<sub>DD</sub> = 4.5 to 5.5 V, Topr = -30 to 70°C)

Parameter	Symbol	Conditions	Min	Typ.	Max	Unit
Analog Reference Voltage	V <sub>AREF</sub>		2.7	-	V <sub>DD</sub>	V
	V <sub>ASS</sub>				V <sub>SS</sub>	
Analog Input Voltage	V <sub>AIN</sub>		V <sub>ASS</sub>	-	V <sub>AREF</sub>	V
Analog Supply Current	I <sub>REF</sub>	V <sub>AREF</sub> = 5.5 V, V <sub>ASS</sub> = 0.0 V	-	0.5	1.0	mA
Nonlinearity Error		V <sub>DD</sub> = 5.0 V V <sub>AREF</sub> = 5.000 V	-	-	± 1	LSB
Zero Point Error		V <sub>ASS</sub> (V <sub>SS</sub> ) = 0.000 V or	-	-	± 1	
Full Scale Error		V <sub>DD</sub> = 2.7 V V <sub>AREF</sub> = 2.700 V	-	-	± 1	
Total Error		V <sub>ASS</sub> (V <sub>SS</sub> ) = 0.000 V	-	-	± 2	

Note : Quantizing Error is not contained in total Errors.

## A.C. Characteristics


(V<sub>SS</sub> = 0 V, V<sub>DD</sub> = 4.5 to 5.5 V, Topr = -30 to 70°C)

Parameter	Symbol	Conditions	Min	Typ.	Max	Unit	
Machine Cycle Time	t <sub>cy</sub>	In NORMAL 1, 2 mode	0.5	—	10	μs	
		In IDLE 1, 2 mode					
		In SLOW mode	117.6	—	133.3		
		In SLEEP mode					
High Level Clock Pulse Width	t <sub>WCH</sub>	For external clock operation (XIN input), f <sub>c</sub> = 8 MHz	50	—	—	ns	
Low Level Clock Pulse Width	t <sub>WCL</sub>						
High Level Clock Pulse Width	t <sub>WSH</sub>	For external clock operation (XTIN input), f <sub>s</sub> = 32.768 kHz	14.7	—	—	μs	
Low Level Clock Pulse Width	t <sub>WSL</sub>						


## Recommended Oscillating Conditions

(V<sub>SS</sub> = 0 V, V<sub>DD</sub> = 4.5 to 5.5 V, Topr = -30 to 70°C)

Parameter	Oscillator	Frequency	Recommended Oscillator	Recommended Condition	
				C <sub>1</sub>	C <sub>2</sub>
High-frequency	Ceramic Resonator	8 MHz	KYOCERA KBR8.0M	30 pF	30 pF
			MURATA CSA8.00MTz CSACS8.00MT CSTCS8.00MT		
		4 MHz	KYOCERA KBR4.0MS		
			MURATA CSAC4.00MGC CSA4.00MG		
	Crystal Oscillator	8 MHz	TOYOCOM 210B 8.0000	20 pF	20 pF
		4 MHz	TOYOCOM 204B 4.0000		
Low-frequency	Crystal Oscillator	32.768 kHz	NDK MX-38T	15 pF	15 pF



(1) High-frequency Oscillation



(2) Low-frequency Oscillation

Note: An electrical shield by metal shield plate on the surface of the IC package should be recommendable in order to prevent the device from the high electric field stress applied from CRT (Cathode Ray Tube) for continuous reliable operation.