

NMC27C2048 2,097,152-Bit (128k x 16) UV Erasable CMOS PROM

General Description

The NMC27C2048 is a high-speed 2048k UV erasable and electrically reprogrammable CMOS EPROM, ideally suited for applications where fast turnaround, pattern experimentation and low power consumption are important requirements.

The NMC27C2048 is designed to operate with a single +5V power supply with ±10% tolerance. The CMOS design allows the part to operate over extended and military temperature ranges.


The NMC27C2048 is packaged in a 40-pin dual-in-line package with transparent lid. The transparent lid allows the user to expose the chip to ultraviolet light to erase the bit pattern. A new pattern can then be written electrically into the device by following the programming procedure.

This EPROM is fabricated with National's proprietary, time proven CMOS double-poly silicon gate technology which combines high performance and high density with low power consumption and excellent reliability.

Features

- Clocked sense amps for fast access time down to 150 ns
- Low CMOS power consumption
 - Active Power: 110 mW max
 - Standby Power: 550 μW max
- Performance compatible to 16-bit and 32-bit microprocessors
- Single 5V power supply
- Extended temperature range (NMC27C2048QE), -40°C +85°C, and military temperature (NMC27C2048QM), -55°C to +125°C, available
- Pin compatible with NMOS wordwide 2048k EPROMs
- Fast and reliable programming (100 µs for most bytes)
- Static operation—no clocks required
- TTL, CMOS compatible inputs/outputs
- TRI-STATE® output
- Optimum EPROM for total CMOS systems
- Manufacturer's identification code for automatic programming control
- High current CMOS level output drivers

Block Diagram



Pin Names

A0-A16	Addresses
CE	Chip Enable
ŌĒ	Output Enable
O ₀ -O ₁₅	Outputs
PGM	Program
NC	No Connect

TL/D/9695-1

Connection Diagram

_		ъ.		C2048Q ne Packa			
ľ	27C1024 271024	יט	Jai-In-Lii	le Packa	ye '	27C1024 271024	ı
ŀ	V _{PP}	V _{PP}	1	40	⊢v _{cc}	V _{CC}	ı
1	CE	ČE –	2	39	— PGM	PGM	l
ı	015	015	3	38	-A ₁₆	NC	l
ı	014	014	4	37	- A ₁₅	A ₁₅	l
ł	013	013	5	36	- A ₁₄	A ₁₄	١
1	012	012-	6	35	— A ₁₃	A ₁₃	l
l	011	011-	7	34	- A ₁₂	A ₁₂	ı
1	010	010	8	33	- A ₁₁	A ₁₁	l
I	09	09-	9	32	- A ₁₀	A ₁₀	l
١	08	o ₈ —	10	31	— A9	Ag	l
ı	GND	GND -	11	30	GND	GND	۱
١	07	07-	12	29	⊢ ∧ ₈	A ₈	l
١	06	06-	13	28	- A ₇	A ₇	l
١	05	0 ₅ —	14	27	⊢ ∧ ₆	A ₆	l
1	04	0₄-	15	26	A ₅	A ₅	l
١	03	03-	16	25	⊢ ^₄	A ₄	١
1	02	02-	17	24	⊢ A ₃	A ₃	I
I	01	01-	18	23	- A ₂	A ₂	۱
1	00	0,−	19	22	- A1	A ₁	ı
	ŌĒ	Œ-	20	21	⊢ 4₀	A ₀	J

TL/D/9695-2

Order Number NMC27C2048Q See NS Package Number J40AQ

Note: National's socket compatible EPROM pin configurations are shown in the blocks adjacent to the NMC27C2048Q pins.

Commercial Temp Range (0°C to \pm 70°C) $V_{CC} = 5V \pm 10\%$

Parameter/Order Number	Access Time (ns				
NMC27C2048Q150	150				
NMC27C2048Q170	170				
NMC27C2048Q200	200				
NMC27C2048Q250	250				

$$V_{CC} = 5V \pm 10\%$$
 Extended Temperature Range $(-40^{\circ}\text{C to} + 85^{\circ}\text{C})$

Parameter/Order Number	Access Time (ns)
NMC27C2048QE170	170
NMC27C2048QE200	200
NMC27C2048QE200	200

 $V_{CC} = 5V \pm 10\%$ Military Temperature Range (-55°C to + 125°C)

Parameter/Order Number	Access Time (ns)
NMC27C2048QM170	170
NMC27C2048QM200	200

COMMERCIAL TEMPERATURE RANGE

Absolute Maximum Ratings (Note 1)

Temperature Under Bias -10° C to $+80^{\circ}$ C -65°C to +150°C Storage Temperature

All Input Voltages except A9 with +6.5V to -0.6V

Respect to Ground (Note 10)

All Output Voltages with Respect to Ground (Note 10) V_{CC} + 1.0V to GND - 0.6V

VPP Supply Voltage and A9

with Respect to Ground

+ 14.0V to -0.6V **During Programming**

V_{CC} Supply Voltage with Respect to Ground

+7.0V to -0.6V

Power Dissipation 1.0W 300°C Lead Temperature (Soldering, 10 sec.)

ESD Rating

(Mil Spec 883C, Method 3015.2) 2000V

Operating Conditions (Note 7)

Temperature Range 0°C to +70°C V_{CC} Power Supply +5V ±10%

READ OPERATION

DC Electrical Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Units
ILI	Input Load Current	V _{IN} = V _{CC} or GND		0.01	1	μΑ
llo	Output Leakage Current	$V_{OUT} = V_{CC}$ or GND, $\overline{CE} = V_{IH}$		0.01	1	μΑ
I _{CC1} (Note 9)	V _{CC} Current (Active) TTL Inputs	$\overline{CE} = V_{IL}$, f = 5 MHz Inputs = V_{IH} or V_{IL} , I/O = 0 mA		15	30	mA
I _{CC2} (Note 9)	V _{CC} Current (Active) CMOS Inputs	$\overline{CE} = GND, f = 5 MHz$ Inputs = V_{CC} or GND, I/O = 0 mA		10	20	mA
ICCSB1	V _{CC} Current (Standby) TTL Inputs	$\overline{CE} = V_{IH}$		0.1	1	mA
ICCSB2	V _{CC} Current (Standby) CMOS Inputs	CE = V _{CC}		0.5	100	μΑ
Ірр	V _{PP} Load Current	V _{PP} = V _{CC}			10	μΑ
V _{1L}	Input Low Voltage		-0.2		0.8	V
V _{IH}	Input High Voltage		2.0		V _{CC} + 1	V
V _{OL1}	Output Low Voltage	I _{OL} = 2.1 mA			0.40	V
V _{OH1}	Output High Voltage	I _{OH} = -2.5 mA	3.5			V
V _{OL2}	Output Low Voltage	I _{OL} = 10 μA			0.1	٧
V _{OH2}	Output High Voltage	$I_{OH} = -10 \mu A$	V _{CC} - 0.1			٧

AC Electrical Characteristics

			NMC27C2048								
Symbol	Parameter	Conditions	Q150		Q170		Q200		Q250		Units
			Min	Max	Min	Max	Min	Max	Min	Max	
t _{ACC}	Address to Output Delay	$\frac{\overline{CE} = \overline{OE} = V_{ L}}{\overline{PGM} = V_{ H}}$		150		170		200		250	ns
t _{CE}	ČE to Output Delay	OE = VIL, PGM == VIH		150		170		200		250	ns
toE	OE to Output Delay	CE = V _{IL} , PGM == V _{IH}		60		75		75		100	ns
t _{DF}	OE High to Output Float	$\overline{CE} = V_{IL}, \overline{PGM} = V_{IH}$	0	50	0	55	0	55	0	60	ns
t _{CF}	CE High to Output Float	$\overline{OE} = V_{IL}, \overline{PGM} = V_{IH}$	0	50	0	55	0	55	0	60	ns
tон	Output Hold from Addresses, CE or OE, Whichever Occurred First	CE = OE = V _{IL} PGM = V _{IH}	0		0		0		0		ns

MILITARY AND EXTENDED TEMPERATURE RANGE

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Temperature Under Bias Operating Temp. Range Storage Temperature -65°C to +150°C

All Input Voltages except A9 with

Respect to Ground (Note 10) +6.5V to -0.6V

All Output Voltages with

Respect to Ground (Note 10) V_{CC}+1.0V to GND-0.6V

V_{PP} Supply Voltage and A9 with Respect to Ground

During Programming + 14.0 V to −0.6 V

V_{CC} Supply Voltage with

Respect to Ground +7.0V to -0.6V Power Dissipation 1.0W

Lead Temperature (Soldering, 10 sec.) 300°C

ESD Rating

(Mil Spec 883C, Method 3015.2) 2000V

Operating Conditions (Note 7)

Temperature Range NMC27C2048QE120, 150, 200 NMC27C2048QM150, 200

-40°C to +85°C -55°C to +125°C

V_{CC} Power Supply

+5V ±10%

READ OPERATION

DC Electrical Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Units
ILI	Input Load Current	V _{IN} = V _{CC} or GND			10	μА
ILO	Output Leakage Current	$V_{OUT} = V_{CC}$ or GND, $\overline{CE} = V_{IH}$			10	μΑ
I _{CC1} (Note 9)	V _{CC} Current (Active) TTL Inputs	$\overline{CE} = V_{IL}$, f = 5 MHz Inputs = V_{IH} or V_{IL} , I/O = 0 mA		15	30	mA
I _{CC2} (Note 9)	V _{CC} Current (Active) CMOS Inputs	$\overline{CE} = GND, f = 5 MHz$ Inputs = V_{CC} or GND, I/O = 0 mA		10	20	mA
I _{CCSB1}	V _{CC} Current (Standby) TTL Inputs	Œ ≈ V _{IH}		0.1	1	mA
I _{CCSB2}	V _{CC} Current (Standby) CMOS Inputs	CE = V _{CC}		0.5	100	μΑ
Ірр	V _{PP} Load Current	V _{PP} = V _{CC}			10	μΑ
V _{IL}	Input Low Voltage		-0.2		0.8	V
V _{IH}	Input High Voltage		2.0		V _{CC} + 1	V
V _{OL1}	Output Low Voltage	I _{OL} = 2.1 mA			0.40	V
V _{OH1}	Output High Voltage	I _{OH} = -1.6 mA	3.5			٧
V _{OL2}	Output Low Voltage	I _{OL} = 10 μA			0.1	V
V _{OH2}	Output High Voltage	I _{OH} = -10 μA	V _{CC} - 0.1			٧

AC Electrical Characteristics

			NMC27C2048Q						
Symbol	Parameter	Conditions	E150		E170, M170		E200, M200		Units
•			Min	Max	Min	Max	Min	Max	
tACC	Address to Output Delay	CE = OE = V _{IL} PGM = V _{IH}		150		170		200	ns
tce	CE to Output Delay	$\overline{OE} = V_{IL}, \overline{PGM} = V_{IH}$		150		170		200	ns
toE	OE to Output Delay	$\overline{CE} = V_{IL}, \overline{PGM} = V_{IH}$		60		75		75	ns
tDF	OE High to Output Float	CE = VIL, PGM = VIH		50	0	55	0	55	ns
tCF	CE High to Output Float	OE = VIL, PGM = VIH	0	50	0	55	0	55	ns
tон	Output Hold from Addresses, CE or OE, Whichever Occurred First	$\frac{\overline{CE} = \overline{OE} = V_{IL}}{\overline{PGM} = V_{IH}}$	0		0		0		ns

ľ

Capacitance T_A = +25°C, f = 1 MHz (Note 2)

Symbol	Parameter	Conditions	Тур	Max	Units
C _{IN}	Input Capacitance	V _{IN} = 0V	12	20	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	13	20	pF

AC Test Conditions

Output Load

1 TTL Gate and C_L = 100 pF (Note 8)


Timing Measurement Reference Level

Inputs Outputs 0.8V and 2V 0.8V and 2V

Input Rise and Fall Times
Input Pulse Levels

≤5 ns 0.45V to 2.4V

AC Waveforms (Notes 6, 7, & 9)



TL/D/9695-3

Note 1: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note 2: This parameter is only sampled and is not 100% tested.

Note 3: $\overline{\text{OE}}$ may be delayed up to $t_{\text{ACC}}-t_{\text{OE}}$ after the falling edge of $\overline{\text{CE}}$ without impacting t_{ACC}

Note 4: The tDF and tCF compare level is determined as follows:

High to TRI-STATE, the measured VOH1 (DC) - 0.10V;

Low to TRI-STATE, the measured V_{OL1} (DC) + 0.10V.

Note 5: TRI-STATE may be attained using $\overline{\text{OE}}$ or $\overline{\text{CE}}$.

Note 6: The power switching characteristics of EPROMs require careful device decoupling. It is recommended that at least a 0.1 µF ceramic capacitor be used on every device between V_{CC} and GND.

Note 7: The outputs must be restricted to V_{CC} + 1.0V to avoid latch-up and device damage.

Note 8: 1 TTL Gate: $I_{OL} = 1.6$ mA, $I_{OH} = -400 \mu A$.

C_L: 100 pF includes fixture capacitance.

Note 9: Vpp may be connected to VCC except during programming.

Note 10: Inputs and outputs can undershoot to -2.0V for 20 ns Max.

 T_A

 V_{CC}

 V_{PP}

 t_{FR}

 V_{IL}

ViH

 t_{IN}

tout

Programming Characteristics (Notes 1, 2, 3 & 4) **Parameter** Conditions Min Тур Max Units Symbol 1 μS Address Setup Time tas 1 μs OE Setup Time toes. **CE** Setup Time $\overline{OE} = V_{IH}$ 1 μs tCES 1 μS Data Setup Time tos 1 μS V_{PP} Setup Time typs V_{CC} Setup Time 1 μs tvcs Address Hold Time 0 μs t_{AH} μS Data Hold Time 1 t_{DH} $\overline{CE} = V_{IL}$ 0 60 ns Output Enable to Output Float Delay tDF 95 100 105 μS Program Pulse Width tpw $\overline{CE} = V_{II}$ 100 Data Valid from OE toE $\overline{CE} = V_{IL}$ VPP Supply Current During lpp 30 mΑ $\overline{PGM} = V_{II}$ **Programming Pulse** 10 mΑ V_{CC} Supply Current Icc

20

6.0

12.5

5

8.0

8.0

25

6.25

12.75

0.0

4.0

1.5

1.5

30

6.5

13.0

0.45

2.0

2.0

Programming Waveforms (Note 3)

Temperature Ambient

Power Supply Voltage

Input Rise, Fall Time


Input Low Voltage

Input High Voltage

Programming Supply Voltage

Input Timing Reference Voltage

Output Timing Reference Voltage



TL/D/9695-4

°C

v

٧

ns

٧

V

٧


٧

Note 1: National's standard product warranty applies only to devices programmed to specifications described herein.

Note 2: V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP}. The EPROM must not be inserted into or removed from a board with voltage applied to V_{PP} or V_{CC}.

Note 3: The maximum absolute allowable voltage which may be applied to the V_{PP} pin during programming is 14V. Care must be taken when switching the V_{PP} supply to prevent any overshoot from exceeding this 14V maximum specification. At least a 0.1 μF capacitor is required across V_{PP}, V_{CC} to GND to suppress spurious voltage transients which may damage the device.

Note 4: Programming and program verify are tested with the fast Program Algorithm, at typical power supply voltages and timings. The Min and Max Limit Parameters are Design parameters, not Tested or guaranteed.



1-197

Functional Description

DEVICE OPERATION

The six modes of operation of the NMC27C2048 are listed in Table I. It should be noted that all inputs for the six modes are at TTL levels. The power supplies required are V_{CC} and V_{PP} . The V_{PP} power supply must be at 12.75V during the three programming modes, and must be at 5V in the other three modes. The V_{CC} power supply must be at 6.25V during the three programming modes, and at 5V in the other three modes.

Read Mode

The NMC27C2048 has two control functions, both of which must be logically active in order to obtain data at the outputs. Chip Enable ($\overline{\text{CE}}$) is the power control and should be used for device selection. Output Enable ($\overline{\text{OE}}$) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (t_{ACC}) is equal to the delay from $\overline{\text{CE}}$ to output (t_{CE}). Data is available at the outputs t_{OE} after the falling edge of $\overline{\text{OE}}$, assuming that $\overline{\text{CE}}$ has been low and addresses have been stable for at least t_{ACC} – t_{OE} .

The sense amps are clocked for fast access time. V_{CC} should therefore be maintained at operating voltage during read and verify. If V_{CC} temporarily drops below the spec. voltage (but not to ground) an address transition must be performed after the drop to ensure proper output data.

Standby Mode

The NMC27C2048 has a standby mode which reduces the active power dissipation by over 99%, from 110 mW to 0.55 mW. The NMC27C2048 is placed in the standby mode by applying a CMOS high signal to the $\overline{\text{CE}}$ input. When in standby mode, the outputs are in a high impedance state, independent of the $\overline{\text{OE}}$ input.

Output OR-Tying

Because NMC27C2048s are usually used in larger memory arrays, National has provided a 2-line control function that accommodates this use of multiple memory connections. The 2-line control function allows for:

- a) the lowest possible memory power dissipation, and
- b) complete assurance that output bus contention will not occur.

To most efficiently use these two control lines, it is recommended that \overline{CE} (pin 2) be decoded and used as the primary

device selecting function, while \overline{OE} (pin 20) be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low power standby modes and that the output pins are active only when data is desired from a particular memory device.

Programming

CAUTION: Exceeding 14V on the V_{PP} or A9 pin will damage the NMC27C2048.

Initially, and after each erasure, all bits of the NMC27C2048 are in the "1" state. Data is introduced by selectively programming "0's" into the desired bit locations. Although only "0's" will be programmed, both "1's" and "0's" can be presented in the data word. The only way to change a "0" to a "1" is by ultraviolet light erasure.

The NMC27C2048 is in the programming mode when the V_{PP} power supply is at 12.75V and $\overline{\text{OE}}$ is at V_{IH}. It is required that at least a 0.1 μF capacitor be placed across V_{PP}, V_{CC} to ground to suppress spurious voltage transients which may damage the device. The data to be programmed is applied 16 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL.

When the address and data are stable, an active low, TTL program pulse is applied to the PGM input. A program pulse must be applied at each address location to be programmed. The NMC27C2048 is programmed with the Fast Programming Algorithm shown in Figure 1. Each Address is programmed with a series of 100 ns pulses until it verifies good, up to a maximum of 25 pulses. Most memory cell will Program with a single 100 ns pulse. The NMC27C2048 must not be programmed with a DC signal applied to the $\overline{\rm PGM}$ input.

Programming multiple NMC27C2048s in parallel with the same data can be easily accomplished due to the simplicity of the programming requirements. Like inputs of the parallel NMC27C2048s may be connected together when they are programmed with the same data. A low level TTL pulse applied to the \overline{PGM} input programs the paralleled NMC27C2048s.

TABLE I. Mode Selection

Pins	CE	ŌĒ	PGM	Vpp	Vcc	Outputs
Mode	(2)	(20)	(39)	(1)	(40)	(3-10, 12-19)
Read	V _{IL}	V _{IL}	V _{IH}	V _{CC}	5V	D _{OUT}
Standby	VIH	Don't Care	Don't Care	Vcc	5V	Hi-Z
Output Disable	Don't Care	VIH	V _{1H}	V _{CC}	5V	Hi-Z
Program	V _{IL}	V _{IH}	V _{IL}	12.75V	6.25V	D _{IN}
Program Verify	V _{IL}	V _{IL.}	V _{IH}	12.75V	6.25V	D _{OUT}
Program Inhibit	VIH	Don't Care	Don't Care	12.75V	6.25V	Hi-Z

Functional Description (Continued)

Program Inhibit

Programming multiple NMC27C2048s in parallel with different data is also easily accomplished. Except for \overline{CE} all like inputs (including \overline{OE} and \overline{PGM}) of the parallel NMC27C2048 may be common. A TTL low level program pulse applied to an NMC27C1024's \overline{PGM} may be common. A TTL low level program pulse applied to an NMC27C1024s \overline{PGM} input with \overline{CE} at V_{IL} and V_{PP} at 12.75V will program that NMC27C2048. A TTL high level \overline{CE} input inhibits the other NMC27C2048s from being programmed.

Program Verify

A verify should be performed on the programmed bits to determine whether they were correctly programmed. The verify may be performed with V_{PP} at 12.5V. Except during programming and program verify, V_{PP} must be at V_{CC}.

Manufacturer's Identification Code

The NMC27C2048 has a manufacturer's identification code to aid in programming. When the device is inserted in an EPROM programmer socket, the programmer reads the code and then automatically calls up the specific programming algorithm for the part. This automatic programming control is only possible with programmers which have the capability of reading the code.

The Manufacturer's Identification code, shown in Table II, specifically identifies the manufacturer and the device type. The code for the NMC27C2048 is "8F57", where "8F" designates that it is made by National Semiconductor, and "57" designates a 2 Meg part.

The code is accessed by applying 12V ± 0.5 V to address pin A9. Addresses A1–A8, A10–A16, and all control pins are held at V_{IL}. Address pin A0 is held at V_{IL} for the manufacturer's code, and held at V_{IH} for the device code. The code is read on the lower eight data pins, O₀–O₇. Proper code access is only guaranteed at 25°C \pm 5°C.

ERASURE CHARACTERISTICS

The erasure characteristics of the NMC27C2048 are such that erasure begins to occur when exposed to light with wavelengths shorter than approximately 4000 Angstroms (Å). It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the 3000Å-4000Å range.

After Programming

Opaque labels should be placed over the NMC27C2048s window to prevent unintentional erasure. Covering the win-

dow will also prevent temporary functional failure due to the generation of photo currents.

The recommended erasure procedure for the NMC27C2048 is exposure to short wave ultraviolet light which has a wavelength of 2537 Angstroms (Å). The integrated dose (i.e., UV intensity x exposure time) for erasure should be a minimum of 15W-sec/cm².

The NMC27C2048 should be placed within 1 inch of the lamp tubes during erasure. Some lamps have a filter on their tubes which should be removed before erasure. Table III shows the minimum NMC27C2048 erasure time for various light intensities.

An erasure system should be calibrated periodically. The distance from lamp to unit should be maintained at one inch. The erasure time increases as the square of the distance. (If distance is doubled the erasure time increases by a factor of 4.) Lamps lose intensity as they age. When a lamp is changed, the distance has changed, or the lamp has aged, the system should be checked to make certain full erasure is occurring. Incomplete erasure will cause symptoms that can be misleading. Programmers, components, and even system designs have been erroneously suspected when incomplete erasure was the problem.

SYSTEM CONSIDERATION

The power switching characteristics of EPROMs require careful decoupling of the devices. The supply current, ICC, has three segments that are of interest to the system designer-the standby current level, the active current level, and the transient current peaks that are produced by voltage transitions on input pins. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. The associated V_{CC} transient voltage peaks can be suppressed by properly selected decoupling capacitors. It is recommended that at least a 0.1 μF ceramic capacitor be used on every device between V_{CC} and GND. This should be a high frequency capacitor of low inherent inductance. In addition, at least a 4.7 µF bulk electrolytic capacitor should be used between VCC and GND for each eight devices. The bulk, capacitor should be located near where the power supply is connected to the array. The purpose of the bulk capacitor is to overcome the voltage drop caused by the inductive effects of the PC board traces.

TABLE II. Manufacturer's Identification Code

Pins	A ₀ (21)	0 ₇ (12)	0 ₆ (13)	0 ₅ (14)	0 ₄ (15)	0 ₃ (16)	0 ₂ (17)	0 ₁ (18)	0 ₀ (19)	Hex Data
Manufacturer Code	VIĻ	1	0	0	0	1	1	1	1	8F
Device Code	V _{IH}	0	1	0	1	0	1	1	1	57

TABLE III. Minimum NMC27C2048 Erasure Time

Light Intensity (Micro-Watts/cm ²)	Erasure Time (Minutes)
15,000	20
10,000	25
5,000	50