

Features

- Comprehensive Library of Standard Logic and I/O Cells
- ATC18RHA Core and IO18 pads Designed to Operate with $V_{DD} = 1.8V \pm 0.15V$ as Main Condition
- IO33 Pad Libraries Provide Interfaces to 3.3+/-0.3V Environments
- Memory Cells Compiled or synthesized to the Requirements of the Design
- EDAC Library
- SEU Hardened DFF's
- Cold Sparing Buffers
- High Speed LVDS Buffers (655Mbps)
- PCI Buffers
- Predefined Die Sizes to Accommodate Standardized Packages and ESA (European Space Agency) Multi-project Wafer Services
- MQFP Package Up to 352 Pins (336 Signal Pins)
- MCGA Packages Up to 625 Pins (593 Signal Pins)
- ESD better than 2000V
- Assurance Programs Allow:
 - Testing Flight Models to ESCC and QML Q & V quality grades
 - Monitoring Heavy Ions Latch-up Immunity and Total Dose Capability Better than 100 Krads.

Description


The ATC18RHA is fabricated on a proprietary 0.18 μm , six-metal-layers CMOS process intended for use with a supply voltage of $1.8V \pm 0.15V$. Table 1 shows the range of recommended operating conditions for which Atmel library cells have been characterized.

Table 1. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
Vdd	DC supply voltage	Core & standard IOs	1.65	1.8	1.95	V
Vdd3.3	DC supply voltage	3V interface IO	3	3.3	3.6	V
Vi	DC supply voltage		0		Vdd	V
Vo	DC supply voltage		0		Vdd	V
Temp	Operating free air temperature range	Military	-55		+125	°C

The Atmel cell libraries and memory compilers have been designed and or characterized in order to be compatible with each other. Simulation representations exist for three types of operating conditions. They correspond to three characterization condition sets defined as follows:

- MIN conditions:
 - $T_J = -55^\circ\text{C}$
 - $V_{DD}(\text{cell}) = 1.95\text{V}$
 - Process = fast (0.95)
- TYP conditions:
 - $T_J = +25^\circ\text{C}$
 - $V_{DD}(\text{cell}) = 1.8\text{V}$
 - Process = typical (1)



**Rad. Hard
0.18 μm CMOS
Cell-based ASIC
for Space Use**

ATC18RHA



- MAX conditions:
 - $T_J = +125^{\circ}\text{C}$
 - $V_{DD}(\text{cell}) = 1.65\text{V}$
 - Process = slow (1.1)

Overview

Introduction

The ASIC ATC18RHA Design Manual presents all the required information and flows for 0.18 μm designs for aerospace applications, allowing users to view Atmel specific or standard commercial tool kits and methodological details for actual implementations.

This offering is a 0.18 μm CMOS technology based, using 5 Metal layers, and specified with the 1.8V or 3.3V ranges for the periphery, and with the 1.8V range for the core. The technology parameters and some extra features are described here after.

Periphery

Buffers Description

The peripheral buffer (also called pad) is the electrical interface between the external signals (voltage range from 0 to 3.3V) and the internal core signals (from 0 to 1.8V).

Several Power Supply rails are used inside the chip.

The ATC18RHA buffer family is split into:

- IO18 family: $V_{CCB} = 1.8\text{V}$ (1.65V to 1.95V)
- IO33 family: $V_{CCB} = 3.3\text{V}$ (3V to 3.6V)

Both IO18 and IO33 families contain:

- Bidirectional pads
- Tristate Output pads
- Output Only pads
- Input Only pads (*Inverting, Non-Inverting, Schmitt Trigger*)

Furthermore the Bidirectional, Tristate Outputs and Input Only pads are available with or without **Pull-Up** or **Pull-Down** structures.

The IO33 family also contains specific pads:

- 3.3V **PCI** Bidirectional, Tristate Output and Output Only pads
- **LVDS** transmitter and Receiver differential pads
- **LVPECL** Receiver differential pads

Standard pads Input level compatibility

- IO18: CMOS
- IO33: CMOS, LVTTTL compatible

Tolerance and Cold Sparing Features

All IO18 and IO33 pads are **Cold Sparing**. This means that when VCCB is “off” these pads have a negligible leakage current.

Furthermore standard IO33 pads (PCI, LVDS, LVPECL excepted) are **tolerant**. This means that when

- the pad is configured as an input
- VCCB is < 3.3V (ex 1.8V)

The external signal can go up to 3.3V (max 3.6V) with negligible leakage current.

An IO33 standard pad with VCCB=1.8V can also be used as a 1.8V Compliant Output with degraded IOL, IOH and timing performances.

Clusters

The periphery of the chip (pad ring) can be split into several I/O segments (*I/O clusters*) which can be supplied at different voltages (ie “n” clusters at 1.8V and “m” clusters at 3.3V). Some clusters can be unpowered while others are active.

A specific Power control line is distributed inside the cluster to be able to force all the I/Os of the cluster in tristate mode whatever their initial state is (ie: an output only buffer will also be turned to HiZ mode).

This Power Control line can be driven in two ways:

- **Cold Sparing** mode: the Power control line is active when VCCB is “off” (case of VCCB Power Supply Pad including a Power Control feature).
- **Hot Swap** mode: a specific pad in the cluster is dedicated to Power Control. When this pad is left open (driven to “0” by an internal pull-down) the Power Control line is activated.

ESD Protection

Multiple Supply rails architecture increases the sensitivity to Electro-Static Discharges.

VCCB, VSSB are isolated from VCC, VSS and furthermore the pad ring can be split into several VCCB segments.

To implement conduction paths between all Power Supply rails, some specific ESD cells must be inserted in the Pad Ring.

Two kinds of cells are used

- *Back to Back Diodes* between VSSB and VSS
- *Grounded N-Gates* between two VCCB segments

Some ESD cells are “pad count” transparent (implemented in the Die Corners) but others must be taken into account in the Pad Ring definition (each ESD cell has the size of a standard pad).

Pad Site and Pad Pitch

In ATC18RHA95 family the Standard Pad Width and Pad Pitch are 95µm.

Case of Differential Pads

- LVDS transmitter: width= 3x95µm and pitch= 190µm
- LVDS Receiver and LVPECL Receiver : width= 2x95µm and pitch=95µm

PCI Buffers

The PCI buffers are based on the 3.3V PCI standard where Inputs are required to be clamped to both ground and VCCB (3.3V) rails. To be also Cold Sparing these buffers are:

- Cold sparing when VCCB=0V (clamped to VSSB only)
- clamped to VCCB and VSSB when VCCB=3.3V

The PCI family includes 3 buffer types:

- **PP33B01Z** : Bidirectional
- **PP33T01Z** : 3-state Output
- **PP33O01Z** : Output only

The PCI drive strength is almost equivalent to the standard IO33 Drive 08. The main differences are:

- the non tolerance
- the input trigger levels which are slightly lower ($V_{IH} \text{ min} = 2V$)

LVDS Buffers

The LVDS family is based on the ANSI/TIA/EIA-644 Standard. It is composed of:

- a Voltage /Current Reference (**PL33REFZ**).
- a transmitter buffer (**PL33TXZ**) with Outp and Outn differential outputs.
- a receiver buffer (**PL33RXZ**) with Inp and Inn differential inputs.

The 3 pads are Cold Sparing (high impedance when VCCB=0V) but they are tolerant only when they are disabled ($i_{en} = "1"$ or $o_{en} = "1"$).

The LVDS standard transmission levels are +/- 350mV differential around 1.25V common mode. As these levels are tight to achieve in military temperature range the PL33REFZ pad provides 2 references to the other LVDS pads of the same cluster:

- the external Ref voltage which is used by transmitter only to force the common mode voltage (V_{ref})
- a current reference which is used by both transmitter and receiver (I_{ref}).

The LVDS Tx takes the place of three standard I/O pads and the LVDS Rx takes the room of two.

LVPECL Buffer

The PE33RXZ PECL buffer is a simplified version of PL33RXZ LVDS buffer. It is a differential input with LVPECL levels and it does not need Ref. So it can be implemented inside a standard IO33 cluster.

The PECL RX occupies two standard I/O places.

Power "On/Off" Sequence

In a multiple Power Supplies application the discrepancy between various supply rise/fall times may induce high currents through the ESD protection clamping diodes during Power on/off sequences.

The typical case is when an external signal is applied on an input with $V_{ih} > V_{CCB} + 400mV$. The input current is mainly limited by the external signal generator impedance.

If many inputs are in that configuration the resulting current may damage the circuit.

Tolerant inputs are not clamped to V_{CCB} (ATC18RHA standard IO33 family) so this potential problem is present only on non tolerant inputs which is the case for:

- IO18 pads family
- IO33 specific pads (PCI, LVDS, LVPECL)

In fact for all these pads when V_{CC} is off (whatever V_{CCB} state) the clamping diodes present on inputs are disconnected (inputs are turned to tolerant mode).

So when all the ATC18RHA circuit must be powered on/off while other circuits in the application are still powered on, the recommended sequences are:

- **power-up:** V_{CCB} on -> $V_{CC}(vdd!)$ on
- **power-down:** $V_{CC}(vdd!)$ off -> V_{CCB} off

It is also recommended to stop all activity during these phases as I/O could be in an undetermined state (Input or Output) and create bus contention.

If the ATC18RHA circuit must be partially activated (some clusters on while the others are off) two cases must be considered:

- all the circuit is powered on/off while a particular cluster is always off : as all pads are Cold Sparing there is no problem
- a particular cluster must be power on/off while the rest of the circuit is still on. For tolerant input there is no problem but for not tolerant inputs (IO18, PCI) the Hot Swap mode must be used (see Power Control pads in clusters). For LVDS family and LVPECL the disable mode is enough to disconnect input clamping diodes ($i_{en}, o_{en} = "1"$).

If two ATC18RHA circuits are in parallel (spare configuration) with one circuit powered on/off while the other is always off there is no problem as all pads are Cold Sparing.

PLL

The PLL includes the Loop Filter so the block only needs a specific V_{CCPLL}, V_{SSPLL} 1.8V supply pair.

Core

Core Array

All the cells of the ATC18RHA library are a multiple of a site, each site being $0.56\mu m$ width and $5.6\mu m$ height. For example, a NAND2 cell will be need 6 sites resulting in a cell size of $3.36\mu m \times 5.6\mu m$ or $18.816\mu m^2$.

Standard cell library

The Atmel Standard Cell Library, SCLib, contains a comprehensive set of a combination of logic and storage cells. The SCLib library includes cells that belong to the following categories:

- Buffers and Gates
- Multiplexers
- Standard and SEU Hardened Flip-flops
- Standard and SEU Hardened Scan Flip-flops
- Latches
- Adders and Subtractors

Synthesized Memory Blocks

The ATC18RHA Synthesized Memory flow is based on *GENESYS*, an Atmel GATEAID Software.

GENESYS is a software that has been developed to generate synthesizable VHDL blocks and associated scripts for synthesis tools and then produce gate level net-lists in the chosen technology.

Figure 1. Genesys memory synthesis flow




Table 2. Genesys memories size limits

Type	Maximum authorized size
RAM	4K
TPRAM	4K
DPRAM	2K

Memory Hard Blocks

The ATC18RHA memory libraries are developed from Virage memory compilers. All these memories are synchronous.

It can compile single-port synchronous SRAM, dual port (2RW) synchronous SRAM and Two-port (1W,1R) synchronous Register-File.

Recommendations will be made to help the designer to minimize multiple SEU induced errors per word.

For maximum block sizes, see the design manual.

Array Organization Though ATC18RHA is a standard cell library, pre-defined matrix sizes and pad frames have been set so as to ease the assembly of every individual ASIC design by sticking to presently available package cavity sizes and layouts. These are close in size to MH1RT matrix sizes.

Table 3. Standard arrays dimensions and integration capabilities

NAME	MH1 EQUIVALENCE	SIZE (mm)	PADS (+power only)	GATES (typ)
ATC18RHA95_216	NA	6.19x6.19	216 (+8)	1M
ATC18RHA95_324	MH1099E	8.76x8.76	324 (+8)	2.2M
ATC18RHA95_404	MH1156E	10.66x10.66	404 (+8)	3.5M
ATC18RHA95_504	MH1242E	13.03x13.03	504 (+8)	5.5M

Design Management

Introduction

Atmel used to propose different design modes, where each mode indicated the designer responsibilities, the design location and the design tools. With designs becoming more complex, timing and power constraints more severe, and design behaviour more technology dependent, Atmel believes that any design must be a close cooperation between the customer and the manufacturer. Therefore, only one design scenario is retained: the ASIC chip is designed by the customer, at his site with a set of design tools supported by Atmel.


Customers now have the possibility to embark on a Multi Project Wafer (**MPW**). This has no technical impact on the flow which will be described below. There will be some additional planning constraints and new milestones. This is also explained in this section.

Design Phases

The development of an ASIC chip can be split into 4 main phases.

A meeting is set between each phase.

Figure 2. Design Management Phases



- Phase 1: Feasibility study
Meeting: Design Start Review (**DSR**)
- Phase 2: Logic design
Meeting: Logic Review (**LR**)
- Phase 3: Physical design
Meeting: Design Review (**DR**)
- Phase 4: Prototypes manufacturing and test

During the review meetings, the conformity of the design to Atmel rules is checked and acknowledged in formal documents, and the data is transferred to the next phase. The content of each phase is described in the following sections. The responsibility of each step is dependent on the design flow. The flows will be described later on.

Phase 1

Feasibility Study

At this step, the customer is asked to provide:

- the project identification (name, type)
- an overall description of the functions of the ASIC
- an estimation of the number of logic gates
- an estimation of the number, size and type of the memory blocks
- other hard/compiled blocks
- macro-cells (PLL)
- the number of I/Os without supply (number of LVDS buffers if requested)
- the number of expected supply buffers for periphery (according drive, simultaneous switching, load...)
- number of simultaneous switching scan FF to determine supply buffers for the core
- preliminary net-list (*)

- preliminary pin-out and floor-plan (*)
- max clock and data rates
- expected a.c. and d.c. characteristics
- expected static and dynamic consumption
- list of design tools at customer's site
- package type
- logic review and design review dates
- prototypes availability date

(*) The availability of a preliminary net-list, pin-out and floor-plan will allow to run a detailed feasibility study. It will consist of making some placement and routing trials with different tools in order to determine the final flow and to anticipate as much tasks as possible prior to the reception of the final net-list.

Depending on the available information, 2 types of feasibility study can be run: First level or detailed feasibility study.

First level feasibility study will consist of estimating:

- design and support time
- die size
- package (type and cavity)

Detailed feasibility study will consist of:

- die size choice
- package (type and cavity) choice
- pin-out description
- first layout prototyping (**)
- placement
- clock tree generation
- routing
- static timing analysis (Atmel/Customer)
- choice of final flow
- design and support time

(**) This is performed in case of high timing criticality. It consists of running a fast place and route to early evaluate the parasitic effects.

Placement, Clock Tree Generation (CTG) and routing may be performed with different tools (for example, CTG could be made using CTPKS, FE/CTS or CTGen).



During the feasibility phase, several meetings and reviews can be set up if some technical details have not yet been defined and agreed.

The results of the feasibility study are gathered in a report provided to the customer and reviewed during the Feasibility Study Review (FSR). The FSR can be either a conference call or a meeting. From the FSR onwards, a firm quotation can be issued.

DSR Meeting

As soon as the NRE order is placed, a Design Start Review (DSR) is organized.

The DSR is a kick off meeting of the ASIC development between the customer and Atmel (under the responsibility of the Marketing) and involving the Technical Center, the Product Engineering, Sales and any other necessary resources.

Phase 2:

Logic Design

This phase consists of building the project database at the logic level, using a selected set of CAD tools. It consists of creating a first net-list (interconnection of Atmel ASIC cells) describing the behaviour and the structure of the circuit.

LR Meeting

Once the logic design is completed and checked at the logic level, a formal meeting is set up involving the customer and Atmel, for the official freezing of the data and the start of the physical design.

Phase 3:

Physical Design

After the customer's design data has been transferred to the Atmel Technical Centre, the layout is performed.

Then, post layout simulations are run and back annotations given to the customer. Changes can be made on the layout until the best trade off is found between Atmel and the customer, provided it has been approved before.

DR Meeting

Once the design layout is completed, the entire circuit database is reviewed by the customer and Atmel in order to validate the physical design.

The main criteria to be checked are:

- Simulation results with post-layout back-annotation timings.
- Layout organization with bonding diagrams and package features.
- Test program in compliance with Atmel tester rules.

The final agreement for processing the parts is mentioned in a formal document which is signed by both sides, and includes all the reference file names and technical comments, with a check list.

Phase 4: Prototypes

Once the Design Review meeting has been held, the project database is transferred to the Atmel factory in Nantes (France). This database is then followed step by step by the Product Engineering (PE) group.

The masks and test devices are created and used to process and test the samples before and after the assembly steps.

The test program generated during the development phase is applied either onto the wafer or after the dice are packaged. The Credence Octet test equipment is used for this operation. The samples are then shipped to the customer for functional acceptance.

Deliverables

Table 4. Deliverables at the end of each phase

DESIGN PHASE	DELIVERABLE	WHO
FEASIBILITY STUDY	ASIC feasibility study report (APF-tc-FSR-project code). Design start review document (APF-tc-DSR-project code).	Atmel
LOGIC DESIGN	ASIC logic review document (APF-tc-LR-project code) + Files as required in the document.	CUSTOMER
	Updated DSR document	Atmel
PHYSICAL DESIGN	ASIC design review document (APF-tc-DR-project code) + Files as required in the document.	CUSTOMER
	Updated DSR document	Atmel
PROTOTYPES MANUFACTURING & TEST	Packaged parts and associated documents	Atmel

MPW new Milestones

Though a large increase in performance is reached using 0.18µm process, many designs would not be able to benefit from the advanced technology due to the high costs involved. Therefore, Atmel proposes, in cooperation with the European Space Agency who manages the eligible designs and launch dates, a Multi Project Wafer service called SMPW (*Space Multi Project Wafer*) to its customers.

It is a way to decrease the cost of the reticules and silicon by sharing them over a number of designs.

Specific milestones have been created to coordinate, manage the activities and guarantee that there will be no interaction between any customer design and the others.

The main milestones are the *Logic Review Closing Date (LRCD)* and the *Design Review Closing Date (DRCD)*.

The LR meeting must be held prior to the LRCD. The DR meeting must be held prior to the DRCD. For this reason, Pre Logic and Pre Design Reviews are strongly recommended.


For each SMPW run, those dates are known in advance. A procedure has been defined to embark on a run. In summary, a request to embark has to be made and the reservation on a run occurs once the LRCD is passed. Any question related to the SMPW service can be addressed to the hotline, at the following email address: smpw-atc18@nto.atmel.com.

Design Flows

Introduction

This chapter details the design flow with reference to different platforms used for Cell based chip design.

Figure 3. Global design flow



Atmel Package Assistant is running on SUN stations under SOLARIS and on LINUX PC (RedHat distribution from version 7.0). Design Kits are compatible with both platforms depending on third party tools availability. Disk space for software and kits is checked by the installation tool. Hardware platform memory requirement is design dependant.

Design Kit

The use of both external and internal IC CAD tools requires the modelization of each library element. The set of required files for all the supported CAD tools relevant to the ATC18RHA family is called the *ATC18RHA Design Kit*. These files describe the functionality, including or not timings and other attributes, with respect to each targeted tools modelization features and methods.

The design kit contains relevant descriptions of standard cells and peripheral cells, given for different pre-defined ranges of temperature, voltage and process.

Table 5. ATC18RHA design kit supported CAD tools

Tools	Supplier	Purpose
GATEAID2	Atmel	Atmel support tools
MODELSIM (1)	MENTOR	VHDL/VITAL RTL + VERILOG RTL + gate level simulation
NCSIM (1)	CADENCE	
DESIGNCOMPILER	SYNOPTSYS	HDL synthesis
BUILDGATES	CADENCE	HDL synthesis
POWERCOMPILER, PRIMEPOWER	SYNOPTSYS	Synthesis power optimization & analysis
DFT SUITE	MENTOR	Scan + ATPG (FastScan), JTAG (BSD-Architect), BIST (MBIST-Architect)
FE-ULTRA, PKS	CADENCE	Floor-planning, layout prototyping, physical synthesis
PRIMETIME	SYNOPTSYS	Static timing analysis
FORMALITY	SYNOPTSYS	Equivalence checking, formal proof

Note: (1) Golden simulators

Design flow

The Design flow can be described in two sections.

The front-end done at the customer's premises

The following table lists the activities and tools that will be used during the front-end design.

Function	Tool	Supplier
RTL simulation	MODELSIM	MENTOR
	NC-SIM	CADENCE
Code coverage	VHDL-COVER	TRANSEDA
RTL to gate synthesis	DESIGN-COMPILER	SYNOPTSYS
	BUILD-GATES	CADENCE
Power optimization	POWER-COMPILER	SYNOPTSYS
Power analysis	PRIME-POWER	SYNOPTSYS
Test insertion + ATPG	DFT-SUITE	MENTOR
Gate level simulation	MODELSIM	MENTOR
	NC-SIM	CADENCE
Net-list translation	NETCVT	Atmel
Design rules check	STAR	Atmel

The back-end at Atmel Technical Centers

Provided that the front-end activity has been validated and accepted by Atmel during the Logic Review (LR) meeting, the following table lists the activities and the tools that will be used during the back-end design:

Activities	Function	Tool	Supplier
Bonding diagram	Array Definition	Mgtechgen	Atmel
	Bonding diagram	Pimtool	Atmel
	Pads pre-placement	P2def	Atmel
	Periphery check	COP	Atmel
	IBIS model	Genibis	Atmel

Physical implementation	Blocks Preplacement	Silver	Atmel
	Virtual Layout Prototyping	First Encounter	CADENCE
	Physical Knowledgeable Synthesis	PKS	CADENCE
	Power routing	Snow	Atmel
	Placement	Qplace	CADENCE
	Scan chains ordering	Qp/scan	CADENCE
	Placement-driven violation fix	Qp/opt	CADENCE
	Clock tree synthesis	Ctgen	CADENCE
	Routing	Nanoroute	CADENCE
	Parasitics extraction	Hyperextract	CADENCE
	Final violation fix	Qp/opt	CADENCE
	Eco Place and route	Silicon ensemble	CADENCE
	Layout edition	Silver	Atmel
	3D extraction	Fire&ice	CADENCE
Final verifications	Static timing analysis	Prime time	SYNOPSYS
	Equivalence checking	Formality	SYNOPSYS
	Back-annotated simulation	Modelsim	MENTOR
		Nc-sim	CADENCE
	Consumption analysis	Mgcomet	Atmel
	Power scheme check	Voltagestorm	CADENCE
	Cross talk analysis	Celtic	CADENCE
	Cross talk errors fix	Silicon Ensemble	CADENCE
	Final analysis	Celtic-NDC	CADENCE
	Test patterns	PATFORM	Atmel
GDSII generation	SE2GDS	Atmel	

Electrical Characteristics

Absolute Maximum Ratings

Supply Voltage 1.8V IOs and Core Voltage	-0.5V to +3.6V
Supply Voltage 3.3V IOs	-0.5V to +5.5V
1.8V Input Voltage	-0.5V to +2.25V
3.3V Input Voltage	-0.5V to +4.0V
Storage Temperature	-65°C to +150°C
ESD	>2000V

This absolute maximum ratings voltage is the maximum voltage that guarantees that the device will not be burned if those maximum voltages are applied during a very limited period of time.

This is not a guarantee of functionality or reliability. The users must be warned that if a voltage exceeding the maximum voltage (nominal +10%) and below this absolute maximum rating voltages, is applied to their devices, the reliability of their devices will be affected.

Recommended Operating Conditions

Supply Voltage 1.8V IOs and Core Voltage	1.65V to 1.95V
Supply Voltage 3.3V IOs	3.0V to 3.6V
1.8V Input Voltage	0V to Vcc18
3.3V Input Voltage	0V to Vcc33
Storage Temperature	-65°C to +150°C

IO18 DC Characteristics

Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
Ta	Operating Temperature	-55	25	125	°C	
Vccb	Supply Voltage	1.65	1.8	1.95	V	core and 1.8V I/Os
IIL	Low Level Input Current	-1		1	μA	Vin=Vss
	Pull-up resistor	60	110	220	μA	
	Pull-down resistor	-5		5	μA	
IIH	High Level Input Current	-1		1	μA	Vin=Vccb
	Pull-up resistor	-5		5	μA	
	Pull-down resistor	40	100	240	μA	
IOZ	High Impedance State Output Current	-1		1	μA	Vin=Vccb or Vss no pull resistor
VIL	Low-Level Input Voltage	-0.3		0.3Vccb	V	
VIH	High- Level Input Voltage	0.7Vccb		Vccb+0.3	V	
Vhyst	Hysteresis		400		mV	
IICS	Cold Sparing leakage input current	-1		1	μA	Vccb= Vss=0V Vin=0 to Vccb
VCSTH	Supply threshold of cold sparing buffers			0.5	V	IICS < 4μA

VOL	Low level output voltage			0.4	V	IOL18=2,4,6,8,10mA
VOH	High level output voltage	Vccb-0.4			V	IOH18=2,4,6,8,10mA
IOS (1)	Output Short circuit current					
	IOSN (nn=1)			12	mA	Vout=Vccb
	IOSP (nn=1)			12	mA	Vout=VSS
ICCSB	Leakage current per KGate		145	5500	nA	
ICCOP	Dynamic current per gate			44	nA/MHz	

(1) Supplied as a design limit but not guaranteed or tested. No more than one output may be shorted at a time for a maximum duration of 10 seconds.

IOSmax = 12,24,36,48,60 mA for nn=1,2,3,4,5

IO33 DC Characteristics

Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
Ta	Operating Temperature	-55	25	125	°C	
Vcc	Supply Voltage	1.65	1.8	1.95	V	core
Vccb	Buffer Supply voltage	3.0	3.3	3.6	V	3.3V IOs
IIL	Low Level Input Current	-1		1	µA	Vin=Vss
	Pull-up resistor	110	220	400	µA	
	Pull-down resistor	-5		5	µA	
IIH	High Level Input Current	-1		1	µA	Vin=Vccb
	Pull-up resistor	-5		5	µA	
	Pull-down resistor	140	320	600	µA	
IOZ	High Impedance State				µA	Vin=Vccb or Vss no pull resistor
	Output Current	-1		1		
VIL	Low-Level Input Voltage	-0.3		0.8	V	
VIH	High- Level Input Voltage	2		Vccb+0.3	V	
Vhyst	Hysteresis		400		mV	
IICS	Cold Sparing	-1		1	µA	Vccb=Vss=0V Vin=0 to Vccb
	leakage input current					
VCSTH	Supply threshold of cold sparing buffers			0.5	V	IICS < 4µA
VOL	Low level output voltage			0.4	V	IOL=2,4,8,12,16mA
VOH	High level output voltage	vccb-0.4			V	IOH=2,4,8,12,16mA
IOS (1)	Output Short circuit current					
	IOSN (nn=1)			23	mA	Vout=Vccb
	IOSP (nn=1)			23	mA	Vout=Vss

(1) Supplied as a design limit but not guaranteed or tested. No more than one output may be shorted at a time for a maximum duration of 10 seconds.

IOSmax = 23,46,92,138,184 mA for nn=1,2,4,6,8

PCI Characteristics

DC specifications

Symbol	Parameter	Min	Typ	Max	Unit	Tests conditions
Vccb	Buffer Supply voltage	3.0	3.3	3.6	V	
VIH	High Input Level	0.5 Vccb		Vccb + 0.3	V	
VIL	Low Input Level	-0.3		0.3 Vccb	V	
IOH	High Level Current	16	32		mA	VOH=Vccb - 0.4V
IOL	Low Level Current	16	32		mA	VOL=0.4V
IOHCC	Output Short Current		112	184	mA	VOH=0
IOLCC	Output Short Current		112	184	mA	VOL=Vccb
VCSTH	Supply threshold of cold sparing buffers			0.5	V	IICS < 4µA

LVPECL Receiver (PE33RXZ) characteristics

DC specifications

Symbol	Parameter	Min	Typ	Max	Unit	Tests conditions
Vccb	Buffer Supply voltage	3.0	3.3	3.6	V	
VIH	High Input Level	Vccb -1165		Vccb-880	mV	
VIL	Low Input Level	Vccb-1610		Vccb-1475	mV	
I _{IA,IIB}	Input Leakage	-10		10	µA	
ICCstat	Static Consumption(i _{en} =0)		2.5	4	mA	
ICCstdby	Static Consumption(i _{en} =1)			10	µA	

LVDS Transmitter (PL33TXZ) characteristics

DC specifications

Symbol	Parameter	MIN	TYP	MAX	Unit	Tests conditions
Vccb	Buffer Supply voltage	3.0	3.3	3.6	V	
VOD	Differential Output Voltage	247	350	454	mV	
VOH	Output Voltage Low	1088	1775	1775	mV	
VOL	Output Voltage High	828	1358	1358	mV	
VOS	Common Mode Output Voltage	1.125	1.25	1.375	V	
ISA, ISB	Output short current to GND		7	24	mA	
ISAB	short current between Output		4.5	12	mA	
ICCstat	Static Consumption (i _{en} "0")		4	6	mA	
ICCsdby	Static Consumption (i _{en} "1")			10	µA	

LVDS Receiver (PL33RXZ) characteristics

DC specifications

Symbol	Parameter	MIN	TYP	MAX	Unit	Tests conditions
Vccb	Buffer Supply voltage	3.0	3.3	3.6	V	
VID	Differential Input Voltage	200		600	mV	
VCM	Common Mode Input Voltage	0.4		2.0	V	
I _A , I _B	Input Leakage	-10		10	μA	
ICCstat	Static Consumption (i _{en} ="0")		3.5	6	mA	
ICCsdbv	Static Consumption (i _{en} ="1")			10	μA	

LVDS Reference (PL33REFZ) characteristics

DC specifications

Symbol	Parameter	MIN	TYP	MAX	Unit	Tests conditions
Vccb	Buffer Supply voltage	3.0	3.3	3.6	V	
Vref	Input Voltage		1.25		V	
IIL	Pull Down with V _{in} =1.25V	140	200	260	KOhm	
ICCstat	Static Consumption (i _{en} ="0")		260	320	μA	
ICCsdbv	Static Consumption (i _{en} ="1")			2	μA	

Testability Techniques

For complex designs, involving blocks of memory and/or cores, careful attention must be given to design-for-test techniques. The sheer size of complex designs and the number of functional vectors that would need to be created to exercise them fully, strongly suggests the use of more efficient techniques. Combinations of SCAN paths, multiplexed access to memory and/or core blocks, and built-in-self-test logic must be employed, in addition to functional test patterns, to provide both the user and Atmel the ability to test the finished product.

An example of a highly complex design could include a PLL for clock management or synthesis, a microcontroller or DSP engine or both, SRAM to support the microcontroller or DSP engine, and glue logic to support the interconnectivity of each of these blocks. The design of each of these blocks must take into consideration the fact that the manufactured device will be tested on a high performance digital tester. Combinations of parametric, functional, and structural tests, defined for digital testers, should be employed to create a suite of manufacturing tests.

The type of block dictates the type of testability technique to be employed. The PLL will, by construction, provide access to key nodes so that functional and/or parametric testing can be performed. Since a digital tester must control all the clocks during the testing of chip, provision must be made for the VCO to be bypassed. Atmel's PLLs include a multiplexing capability for just this purpose. The addition of a few pins will allow other portions of the PLL to be isolated for test, without impinging upon the normal functionality.

In a similar vein, access to microcontroller, DSP, and SRAM blocks must be provided so that controllability and observability of the inputs and outputs to the blocks are achieved with the minimum amount of preconditioning. SRAM blocks need to provide access to both address and data ports so that comprehensive memory tests can be performed. Multiplexing I/O pins provides a method for providing this accessibility.

The glue logic can be designed using full SCAN techniques to enhance its testability.

It should be noted that, in almost all of these cases, the purpose of the testability technique is to provide Atmel a means to assess the structural integrity of the chip, i.e., sort devices with manufacturing-induced defects. All of the techniques described above should be considered supplemental to a set of patterns which exercise the functionality of the design in its anticipated operating modes.

Advanced Packaging

The ATC18RHA Series are offered in ceramic packages: multi layers quad flat packs (MQFP) with up to 352 pins and a BGA based on ceramic land grid arrays, so called multi layer column grid array (MCGA) with up to 625 pins.