HA19216/MP

6-Bit Flash Type Analog-to Digital Converter

HITACHI

Description

The HA19216/MP bipolar LSI performs high speed 6-bit A/D conversion. Digital data output and clock input terminals are compatible with TTL and CMOS. The HA19216/MP are designed for video signal processing application.

Features

- 6-bit resolution (including overflow)
- 6-bit latched three-state outputs
- Maximum conversion Rate: 20 Msps (Min)
- Single Power Supply: +5 V
- Digital data output, high impedance state control and clock input terminals compatible with TTL and CMOS
- Needs no sample and hold circuit
- 18-pin DIP package and 28-pin surface mount package.
- Output current:
  - I_{OL} = 1.4 mA (guaranteed)
  - I_{OH} = –5 mA (guaranteed)

Application

- Pattern recognition using a computer
- High-speed measuring instruments

Ordering Information

Type No.	Package
HA19216	300mil 18 pin plastic DIP (DP-18A)
HA19216MP	28 pin plastic QFI (MP-28)

Pin Arrangement



Pin Function

Pin No. HA19216	HA19216MP	Symbol	Function	Remarks
1	1	B6	Bit 6 digital output (MSB)	
2	3	OF	Digital output (Overflow)	
3	5	GND	Ground	
4	—	NC	Not connected	
5	7	CE2	Digital output high	Impedance control input
6	9	$\overline{CE1}$	Digital output high	Impedance control input
7	11	CLK	Clock input	
8	13	PHASE	Clock phase control input	
9	14	V_{RT}	High level reference voltage input	
10	15	V_{BR}	Low level reference voltage input	
11	17	V_{IN}	Analog input	
12	19	V_{CC}	Power supply	
13	21	B1	Bit 1 digital output (LSB)	

Pin Function (Cont)

Pin No.				
HA19216	HA19216MP	Symbol	Function	Remarks
14	22	B2	Bit 2 digital output	
15	23	B3	Bit 3 digital output	
16	24	V_{RM}	Reference voltage center tap	
17	26	B4	Bit 4 digital output	
18	28	B5	Bit 5 digital output	

Note:

$\overline{CE1}$	CE2	B1 – B6	OF
×	L	Z	Z
L	H	H/L	H/L
H	H	Z	H/L

H: High level
L: Low level
×: Don't care
Z: High impedance

Block Diagram



❍ indicates HA19216 pin number

( ) indicates HA19216MP pin number

Interface



Figure 1 Analog Input



Figure 2 Clock Input



Figure 3 High Impedance State Control Input



Figure 4 Digital Output

Absolute Maximum Ratings (Ta = 25°C, unless otherwise specified)

Item	Symbol	Rating	Unit
Supply voltage	V_{CC}	+7.0	V
Input signal voltage*	V_{IN}	0 to V_{CC}	V
Input reference voltage*	V_R	0 to V_{CC}	V
Digital input voltage	V_I	0 to V_{CC}	V
Voltage applied to digital output pin in high impedance	V_O	0 to V_{CC}	V
Power dissipation	P_T	550	mW
Operating temperature	Topr	0 to +70	°C
Storage temperature	Tstg	–55 to +125	°C
Reference voltage difference	$V_{RT} - V_{RB}$	1.3	V
Reference center tap voltage	V_{RM}	Open state voltage ± 0.1	V

Note: V_{IN} and V_R should not be lower than 1.5 V at the same time.

Electrical Characteristics (Ta = 25°C, V_{CC} = 5.0 V, V_{RT} = 3.0 V, V_{RB} = 2.0 V, unless otherwise specified)

Item		Symbol	Min	Typ	Max	Unit	Test Condition
Resolution			6	6	6	bits	
Operating supply voltage		V_{CC}	4.75	5.0	5.25	V	
Quiescent current		I_{CC}	—	50	84	mA	f_{CLK} = 20 Msps
Digital input voltage	High	V_{IH}	2.0	—	V_{CC}	V	
	Low	V_{IL}	0	—	0.8	V	
Digital input current	High	I_{IH}	—	—	100	µA	V_I = 2.7 V
	Low	I_{IL}	–100	—	—	µA	V_I = 0.4 V
Digital output voltage	High	V_{OH}	3.4	3.8	—	V	I_{OH} = –5 mA
	Low	V_{OL}	—	0.61	0.76	V	I_{OL} = 1.4 mA
Digital output current	High	I_{OZH}	—	—	100	µA	V_O = 5.0 V
(High impedance)	Low	I_{OZL}	–100	—	—	µA	V_O = 0.5 V
Reference current	RT	I_{RT}	—	8	12	mA	V_{IN} = 1.9 V
	RB	I_{RB}	–12	–8	—	mA	V_{IN} = 3.1 V
Input current		I_{IN}	—	20	50	µA	V_{IN} = 3.1 V
Input capacitance		C_{IN}	—	15	—	pF	$V_{RB} < V_{IN} < V_{RT}$, f(V_{IN}) = 1 MHz
Static linearity error	Differential	D.N.L.	–0.25	—	+0.25	LSB	
	Integral	I.N.L.	—	—	1.0	LSB_{P-P}	
Maximum conversion rate		f_{CLK} max.	20	—	—	Msps	
Digital output propagation delay		t_{PD}	—	34	50	ns	C_L = 15 pF
Digital output rise time		t_{TLH}	—	10	15	ns	C_L = 15 pF
Digital output fall time		t_{THL}	—	17	25	ns	C_L = 15 pF
Digital output enable time		t_{ZH}	—	12	20	ns	
(High impedance)		t_{ZL}	—	48	70	ns	
Digital output disable time		t_{HZ}	—	32	43	ns	
(High impedance)		t_{LZ}	—	23	33	ns	
Clock pulse width	Vphase	t_{WH}	28	32	—	ns	
	= 0.8 V	t_{WL}	15	18	—	ns	
	Vphase	t_{WH}	10	13	—	ns	
	= 2.0V	t_{WL}	33	37	—	ns	



- CL includes probe capacitance, floating capacitance of measurement equipment.
- For t_{ZL}, t_{LZ} measurement: SW1 = on, SW2 = off,
  For t_{ZH}, t_{HZ} measurement: SW1 = off, SW2 = on

Figure 5 Measurement Load for Digital Output, Enable Time, Disable Time



Figure 6 Timing Diagram



Figure 7 Measuring Circuit for DG and DP



Figure 8 Measuring Circuit for Analog Input Frequency Response

High Frequency Input Response



Figure 9 High Frequency Analog Input Response Differential Phase



Figure 10 High Frequency Analog Input Response Differential Gain



Figure 11 Beat-Frequency Waveform of 5.05 MHz Input Signal-Sampled at 20 MHz



Figure 12 Beat-Frequency Waveform of 10.14 MHz Input Signal-Sampled at 20 MHz

HITACHI

Hitachi, Ltd.
Semiconductor & IC Div.
Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100, Japan
Tel: Tokyo (03) 3270-2111
Fax: (03) 3270-5109

For further information write to:

Hitachi America, Ltd.
Semiconductor & IC Div.
2000 Sierra Point Parkway
Brisbane, CA. 94005-1835
U S A
Tel: 415-589-8300
Fax: 415-583-4207

Hitachi Europe GmbH
Electronic Components Group
Continental Europe
Dornacher Straße 3
D-85622 Feldkirchen
München
Tel: 089-9 91 80-0
Fax: 089-9 29 30 00

Hitachi Europe Ltd.
Electronic Components Div.
Northern Europe Headquarters
Whitebrook Park
Lower Cookham Road
Maidenhead
Berkshire SL6 8YA
United Kingdom
Tel: 0628-585000
Fax: 0628-778322

Hitachi Asia Pte. Ltd.
16 Collyer Quay #20-00
Hitachi Tower
Singapore 0104
Tel: 535-2100
Fax: 535-1533

Hitachi Asia (Hong Kong) Ltd.
Unit 706, North Tower,
World Finance Centre,
Harbour City, Canton Road
Tsim Sha Tsui, Kowloon
Hong Kong
Tel: 27359218
Fax: 27306071