DATA SHEET



MOS INTEGRATED CIRCUIT

Direct Rambus DRAM RIMM[™] Module 512M-BYTE (256M-WORD x 16-BIT)

Description

The Direct Rambus RIMM module is a general-purpose high-performance memory module subsystem suitable for use in a broad range of applications including computer memory, personal computers, workstations, and other applications where high bandwidth and low latency are required.

MC-4R512FKE6D modules consists of sixteen 288M Direct Rambus DRAM (Direct RDRAM) devices (µPD488588). These are extremely high-speed CMOS DRAMs organized as 16M words by 18 bits. The use of Rambus Signaling Level (RSL) technology permits 600MHz, 711MHz or 800MHz transfer rates while using conventional system and board design technologies.

Direct RDRAM devices are capable of sustained data transfers at 1.25 ns per two bytes (10 ns per sixteen bytes).

The architecture of the Direct RDRAM enables the highest sustained bandwidth for multiple, simultaneous, randomly addressed memory transactions. The separate control and data buses with independent row and column control yield over 95 % bus efficiency. The Direct RDRAM's 32 banks support up to four simultaneous transactions per device.

Features

- 184 edge connector pads with 1mm pad spacing
- 512 MB Direct RDRAM storage
- Each RDRAM[®] has 32 banks, for 512 banks total on module
- · Gold plated contacts
- RDRAMs use Chip Scale Package (CSP)
- Serial Presence Detect support
- Operates from a 2.5 V supply
- Powerdown self refresh modes
- Separate Row and Column buses for higher efficiency
- Over Drive Factor (ODF) support

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version. Not all devices/types available in every country. Please check with local Elpida Memory, Inc. for availability and additional information.


Document No. E0077N20 (Ver 2.0) Date Published June 2002 (K) Japan URL: http://www.elpida.com

MC-4R512FKE6D

Order information

Part number	Organization	I/O Freq.	RAS access time	Package	Mounted devices
		MHz	ns		
MC-4R512FKE6D - 845	256M x 16	800	45	184 edge connector pads RIMM	16 pieces of
MC-4R512FKE6D - 745		711	45	with heat spreader	μPD488588FF
MC-4R512FKE6D - 653		600	53	Edge connector : Gold plated	FBGA (µBGA®) package

Module Pad Configuration



Module Pad Names

PadSignal NamePadSignal NameA1GNDB1GNDA2LDQA8B2LDQA7A3GNDB3GNDA4LDQA6B4LDQA5A5GNDB5GNDA6LDQA4B6LDQA3A7GNDB7GNDA8LDQA2B8LDQA1A9GNDB9GNDA10LDQA0B10LCFMA11GNDB11GNDA12LCTMNB12LCFMNA13GNDB13GNDA14LCTMB14NCA15GNDB17GNDA16NCB16LROW2A17GNDB17GNDA18LROW1B18LROW0A19GNDB19GNDA20LCOL4B20LCOL3A21GNDB23GNDA22LCOL2B22LCOL1A23GNDB23GNDA24LDQB1B26LDQ82A27GNDB27GNDA30LDQB5B30LDQB6A31GNDB31GNDA32LDQB7B32LDQB8A33GNDB33GNDA34LSCKB34LCMDA35VCMOSB37VCMOSA36SOUTB36SINA37VCMOSB37VCMOSA38NCB38		1		
A2LDQA8B2LDQA7A3GNDB3GNDA4LDQA6B4LDQA5A5GNDB5GNDA6LDQA4B6LDQA3A7GNDB7GNDA8LDQA2B8LDQA1A9GNDB9GNDA10LDQA0B10LCFMA11GNDB11GNDA12LCTMNB12LCFMNA13GNDB13GNDA14LCTMB14NCA15GNDB15GNDA16NCB16LROW2A17GNDB17GNDA18LROW1B18LROW0A19GNDB21GNDA20LCOL4B20LCOL3A21GNDB23GNDA22LCOL2B22LCOL1A23GNDB23GNDA24LDQB1B26LDQB2A27GNDB27GNDA30LDQB5B30LDQB6A31GNDB31GNDA33GNDB33GNDA34LSCKB34LCMDA35VCMOSB37VCMOSA36SOUTB36SINA33GNDB33GNDA34NCB44NCA44NCB44NCA44NCB45NC	Pad	Signal Name	Pad	Signal Name
A3GNDB3GNDA4LDQA6B4LDQA5A5GNDB5GNDA6LDQA4B6LDQA3A7GNDB7GNDA8LDQA2B8LDQA1A9GNDB9GNDA10LDQA0B10LCFMA11GNDB11GNDA12LCTMNB12LCFMNA13GNDB13GNDA14LCTMB14NCA15GNDB15GNDA16NCB16LROW2A17GNDB17GNDA18LROW1B18LROW0A19GNDB21GNDA20LCOL4B20LCOL3A21GNDB23GNDA22LCOL0B24LDQ80A24LCOL0B24LDQ80A25GNDB27GNDA26LDQB3B28LDQ84A29GNDB33GNDA30LDQB5B30LDQ86A31GNDB31GNDA33GNDB33GNDA34LSCKB34LCMDA35VCM0SB37VCM0SA36SOUTB36SINA37VCM0B41V00A43NCB44NCA44NCB44NCA44NCB45NC	A1	GND	B1	GND
A4LDQA6B4LDQA5A5GNDB5GNDA6LDQA4B6LDQA3A7GNDB7GNDA8LDQA2B8LDQA1A9GNDB9GNDA10LDQA0B10LCFMA11GNDB11GNDA12LCTMNB12LCFMNA13GNDB13GNDA14LCTMB14NCA15GNDB15GNDA16NCB16LROW2A17GNDB17GNDA18LROW1B18LROW0A19GNDB21GNDA20LCOL4B20LCOL3A21GNDB23GNDA22LCOL0B24LDQ80A25GNDB27GNDA26LDQB1B20LDQ84A27GNDB23GNDA33GNDB33GNDA34LDCB5B30LDQ86A33GNDB33GNDA34LSCKB34LCMDA35VcM0sB37VcM0sA36SOUTB36SINA37VcM0sB37VcM0sA34NCB44NCA44NCB44NCA44NCB45NC	A2	LDQA8	B2	LDQA7
A5GNDB5GNDA6LDQA4B6LDQA3A7GNDB7GNDA8LDQA2B8LDQA1A9GNDB9GNDA10LDQA0B10LCFMA11GNDB11GNDA12LCTMNB12LCFMNA13GNDB13GNDA14LCTMB14NCA15GNDB15GNDA16NCB16LROW2A17GNDB17GNDA18LROW1B18LROW0A19GNDB21GNDA20LCOL4B20LCOL3A21GNDB23GNDA22LCOL2B22LCOL1A23GNDB23GNDA24LCOL0B24LDQB0A25GNDB25GNDA26LDQB1B26LDQB2A27GNDB27GNDA30LDQB5B30LDQB6A31GNDB33GNDA32LDQB7B32LDQB8A33GNDB33GNDA34LSCKB34LCMDA35VCMOSB37VCMOSA36SOUTB36SINA37VCMOSB37VCMOSA38NCB43NCA44NCB44NCA44NCB44NC	A3	GND	B3	GND
A6LDQA4B6LDQA3A7GNDB7GNDA8LDQA2B8LDQA1A9GNDB9GNDA10LDQA0B10LCFMA11GNDB11GNDA12LCTMNB12LCFMNA13GNDB13GNDA14LCTMB14NCA15GNDB15GNDA16NCB16LROW2A17GNDB17GNDA18LROW1B18LROW0A19GNDB21GNDA20LCOL4B20LCOL3A21GNDB23GNDA22LCOL2B22LCOL1A23GNDB25GNDA24LDQB1B26LDQB2A27GNDB27GNDA30LDQB5B30LDQB6A31GNDB31GNDA32LDQB7B32LDQB8A33GNDB33GNDA34LSCKB34LCMDA35VCMOSB35VCMOSA36SOUTB36SINA37VCMOSB37VCMOSA38NCB38NCA39GNDB39GNDA44NCB44NCA45NCB45NC	A4	LDQA6	B4	LDQA5
A7GNDB7GNDA8LDQA2B8LDQA1A9GNDB9GNDA10LDQA0B10LCFMA11GNDB11GNDA12LCTMNB12LCFMNA13GNDB13GNDA14LCTMB14NCA15GNDB15GNDA16NCB16LROW2A17GNDB17GNDA18LROW1B18LROW0A19GNDB21GNDA20LCOL4B20LCOL3A21GNDB23GNDA22LCOL2B22LCOL1A23GNDB23GNDA24LCOL0B24LDQB0A25GNDB27GNDA26LDQB1B29GNDA28LDQB3B28LDQB4A30LDQB5B30LDQB6A31GNDB31GNDA34LSCKB34LCMDA35VCMOSB35VCMOSA36SOUTB36SINA37VCMOSB37VCMOSA38NCB38NCA39GNDB39GNDA44NCB44NCA45NCB45NC	A5	GND	B5	GND
A8LDQA2B8LDQA1A9GNDB9GNDA10LDQA0B10LCFMA11GNDB11GNDA12LCTMNB12LCFMNA13GNDB13GNDA14LCTMB14NCA15GNDB15GNDA16NCB16LROW2A17GNDB17GNDA18LROW1B18LROW0A19GNDB19GNDA20LCOL4B20LCOL3A21GNDB21GNDA22LCOL2B22LCOL1A23GNDB23GNDA24LCOL0B24LDQB0A25GNDB27GNDA26LDQB1B28LDQB4A30LDQB5B30LDQB6A31GNDB31GNDA32LDQB7B32LDQB8A33GNDB33GNDA34LSCKB34LCMDA35VCMOSB37VCMOSA36SOUTB36SINA37VCMOSB37VCMOSA38NCB38NCA39GNDB39GNDA44NCB44NCA45NCB45NC	A6	LDQA4	B6	LDQA3
A9GNDB9GNDA10LDQA0B10LCFMA11GNDB11GNDA12LCTMNB12LCFMNA13GNDB13GNDA14LCTMB14NCA15GNDB15GNDA16NCB16LROW2A17GNDB17GNDA18LROW1B18LROW0A19GNDB19GNDA20LCOL4B20LCOL3A21GNDB21GNDA22LCOL2B22LCOL1A23GNDB23GNDA24LCOL0B24LDQB0A25GNDB25GNDA26LDQB1B26LDQB2A27GNDB27GNDA30LDQB5B30LDQB6A31GNDB31GNDA32LDQB7B32LDQB6A33GNDB33GNDA34LSCKB34LCMDA35VcmosB37VcmosA36SOUTB36SINA37VcmosB37VcmosA38NCB43NCA44NCB44NCA44NCB44NCA45NCB45NC	A7	GND	B7	GND
A10 LDQA0 B10 LCFM A11 GND B11 GND A12 LCTMN B12 LCFMN A13 GND B13 GND A14 LCTM B14 NC A15 GND B15 GND A16 NC B16 LROW2 A17 GND B17 GND A18 LROW1 B18 LROW0 A19 GND B19 GND A20 LCOL4 B20 LCOL3 A21 GND B23 GND A22 LCOL2 B22 LCOL1 A23 GND B25 GND A24 LCOL0 B24 LDQB0 A25 GND B27 GND A26 LDQB1 B26 LDQB2 A27 GND B29 GND A30 LDQB5 B30 LDQB6 A31 GND	A8	LDQA2	B8	LDQA1
A11GNDB11GNDA12LCTMNB12LCFMNA13GNDB13GNDA14LCTMB14NCA15GNDB15GNDA16NCB16LROW2A17GNDB17GNDA18LROW1B18LROW0A19GNDB19GNDA20LCOL4B20LCOL3A21GNDB21GNDA22LCOL2B22LCOL1A23GNDB23GNDA24LCOL0B24LDQB0A25GNDB25GNDA26LDQB1B26LDQB2A30LDQB5B30LDQB6A31GNDB31GNDA32LDQB7B32LDQB8A33GNDB33GNDA34LSCKB34LCMDA35VCM0SB37VCM0SA36SOUTB36SINA37VCM0SB37VCM0SA38NCB38NCA39GNDB39GNDA41VDDB41VDDA42VDDB41NCA44NCB44NCA45NCB45NC	A9	GND	B9	GND
A12LCTMNB12LCFMNA13GNDB13GNDA14LCTMB14NCA15GNDB15GNDA16NCB16LROW2A17GNDB17GNDA18LROW1B18LROW0A19GNDB19GNDA20LCOL4B20LCOL3A21GNDB21GNDA22LCOL2B22LCOL1A23GNDB23GNDA24LCOL0B24LDQB0A25GNDB25GNDA26LDQB1B26LDQB2A27GNDB27GNDA30LDQB5B30LDQB6A31GNDB31GNDA32LDQB7B32LDQB8A33GNDB33GNDA34LSCKB34LCMDA35V _{CMOS} B37V _{CMOS} A36SOUTB36SINA37V _{CMOS} B37V _{CMOS} A38NCB38NCA39GNDB39GNDA41V _{DD} B41V _{DD} A42NCB43NCA44NCB44NCA45NCB45NC	A10	LDQA0	B10	LCFM
A13GNDB13GNDA14LCTMB14NCA15GNDB15GNDA16NCB16LROW2A17GNDB17GNDA18LROW1B18LROW0A19GNDB19GNDA20LCOL4B20LCOL3A21GNDB21GNDA22LCOL2B22LCOL1A23GNDB23GNDA24LCOL0B24LDQB0A25GNDB25GNDA26LDQB1B26LDQB2A27GNDB27GNDA28LDQB3B28LDQB4A30LDQB5B30LDQB6A31GNDB31GNDA34LSCKB34LCMDA35VomosB35VomosA36SOUTB36SINA37VcmosB37VcmosA38NCB38NCA41VDDB41VDDA42NCB43NCA44NCB44NCA45NCB45NC	A11	GND	B11	GND
A14LCTMB14NCA15GNDB15GNDA16NCB16LROW2A17GNDB17GNDA18LROW1B18LROW0A19GNDB19GNDA20LCOL4B20LCOL3A21GNDB21GNDA22LCOL2B22LCOL1A23GNDB23GNDA24LCOL0B24LDQB0A25GNDB25GNDA26LDQB1B26LDQB2A27GNDB27GNDA28LDQB3B28LDQB4A30LDQB5B30LDQB6A31GNDB31GNDA34LSCKB34LCMDA35VCMOSB37VCMOSA36SOUTB38NCA38NCB38NCA39GNDB39GNDA41VDDB41VDDA42NCB44NCA44NCB44NCA45NCB45NC	A12	LCTMN	B12	LCFMN
A15 GND B15 GND A16 NC B16 LROW2 A17 GND B17 GND A18 LROW1 B18 LROW0 A19 GND B19 GND A20 LCOL4 B20 LCOL3 A21 GND B21 GND A22 LCOL2 B22 LCOL1 A23 GND B23 GND A24 LCOL0 B24 LDQB0 A25 GND B25 GND A26 LDQB1 B26 LDQB2 A27 GND B29 GND A28 LDQB3 B28 LDQB4 A29 GND B29 GND A30 LDQB5 B30 LDQB6 A31 GND B31 GND A33 GND B33 GND A34 LSCK B34 LCMD A36 SOUT	A13	GND	B13	GND
A16 NC B16 LROW2 A17 GND B17 GND A18 LROW1 B18 LROW0 A19 GND B19 GND A20 LCOL4 B20 LCOL3 A21 GND B21 GND A22 LCOL2 B22 LCOL1 A23 GND B23 GND A24 LCOL0 B24 LDQB0 A25 GND B25 GND A26 LDQB1 B26 LDQB2 A27 GND B27 GND A28 LDQB3 B28 LDQB4 A29 GND B29 GND A30 LDQB5 B30 LDQB6 A31 GND B31 GND A32 LDQB7 B32 LDQB8 A33 GND B33 GND A34 LSCK B34 LCMD A35 Vcmos	A14	LCTM	B14	NC
A17GNDB17GNDA18LROW1B18LROW0A19GNDB19GNDA20LCOL4B20LCOL3A21GNDB21GNDA22LCOL2B22LCOL1A23GNDB23GNDA24LCOL0B24LDQB0A25GNDB25GNDA26LDQB1B26LDQB2A27GNDB27GNDA28LDQB3B28LDQB4A29GNDB31GNDA30LDQB5B30LDQB6A31GNDB33GNDA34LSCKB34LCMDA35VCM0SB37VCM0SA36SOUTB36SINA37VCM0SB37VCM0SA38NCB40NCA41VDDB41VDDA42VDDB44NCA44NCB44NCA45NCB45NC		GND	B15	GND
A18LROW1B18LROW0A19GNDB19GNDA20LCOL4B20LCOL3A21GNDB21GNDA22LCOL2B22LCOL1A23GNDB23GNDA24LCOL0B24LDQB0A25GNDB25GNDA26LDQB1B26LDQB2A27GNDB27GNDA28LDQB3B28LDQB4A30LDQB5B30LDQB6A31GNDB31GNDA32LDQB7B32LDQB8A33GNDB33GNDA34LSCKB34LCMDA35VCM0SB37VCM0SA38NCB38NCA39GNDB39GNDA40NCB40NCA41VDDB41VDDA44NCB44NCA45NCB45NC	A16	NC	B16	LROW2
A19GNDB19GNDA20LCOL4B20LCOL3A21GNDB21GNDA22LCOL2B22LCOL1A23GNDB23GNDA24LCOL0B24LDQB0A25GNDB25GNDA26LDQB1B26LDQB2A27GNDB29GNDA28LDQB3B28LDQB4A29GNDB30LDQB6A31GNDB31GNDA32LDQB7B32LDQB8A33GNDB33GNDA34LSCKB34LCMDA37VCM0SB37VCM0SA38NCB38NCA39GNDB39GNDA40NCB40NCA41VDDB41VDDA44NCB44NCA45NCB45NC	A17	GND	B17	GND
A20LCOL4B20LCOL3A21GNDB21GNDA22LCOL2B22LCOL1A23GNDB23GNDA24LCOL0B24LDQB0A25GNDB25GNDA26LDQB1B26LDQB2A27GNDB27GNDA28LDQB3B28LDQB4A29GNDB30LDQB6A31GNDB31GNDA32LDQB7B32LDQB8A33GNDB33GNDA34LSCKB34LCMDA35VCMOSB37VCMOSA36SOUTB38NCA39GNDB39GNDA40NCB40NCA41VDDB41VDDA43NCB44NCA45NCB45NC	A18	LROW1	B18	LROW0
A21GNDB21GNDA22LCOL2B22LCOL1A23GNDB23GNDA24LCOL0B24LDQB0A25GNDB25GNDA26LDQB1B26LDQB2A27GNDB27GNDA28LDQB3B28LDQB4A29GNDB29GNDA30LDQB5B30LDQB6A31GNDB31GNDA32LDQB7B32LDQB8A33GNDB33GNDA34LSCKB34LCMDA37VCMOSB37VCMOSA38NCB38NCA39GNDB39GNDA40NCB40NCA41VDDB41VDDA43NCB44NCA45NCB45NC	A19	GND	B19	GND
A22LCOL2B22LCOL1A23GNDB23GNDA24LCOL0B24LDQB0A25GNDB25GNDA26LDQB1B26LDQB2A27GNDB27GNDA28LDQB3B28LDQB4A29GNDB29GNDA30LDQB5B30LDQB6A31GNDB31GNDA32LDQB7B32LDQB8A33GNDB33GNDA34LSCKB34LCMDA35VCMOSB37VCMOSA36SOUTB36SINA37VCMOSB37VCMOSA38NCB38NCA39GNDB39GNDA40NCB40NCA41VDDB41VDDA43NCB43NCA44NCB44NCA45NCB45NC	A20	LCOL4	B20	LCOL3
A23GNDB23GNDA24LCOL0B24LDQB0A25GNDB25GNDA26LDQB1B26LDQB2A27GNDB27GNDA28LDQB3B28LDQB4A29GNDB29GNDA30LDQB5B30LDQB6A31GNDB31GNDA32LDQB7B32LDQB8A33GNDB33GNDA34LSCKB34LCMDA35VcMosB37VcMosA36SOUTB38NCA39GNDB39GNDA40NCB40NCA41VDDB41VDDA43NCB43NCA44NCB44NCA45NCB45NC	A21	GND	B21	GND
A24LCOL0B24LDQB0A25GNDB25GNDA26LDQB1B26LDQB2A27GNDB27GNDA28LDQB3B28LDQB4A29GNDB29GNDA30LDQB5B30LDQB6A31GNDB31GNDA32LDQB7B32LDQB8A33GNDB33GNDA34LSCKB34LCMDA35VcMosB37VcMosA36SOUTB38NCA39GNDB39GNDA40NCB40NCA41VDDB41VDDA43NCB43NCA44NCB44NCA45NCB45NC	A22	LCOL2	B22	LCOL1
A25GNDB25GNDA26LDQB1B26LDQB2A27GNDB27GNDA28LDQB3B28LDQB4A29GNDB29GNDA30LDQB5B30LDQB6A31GNDB31GNDA32LDQB7B32LDQB8A33GNDB33GNDA34LSCKB34LCMDA35VcmosB35VcmosA36SOUTB38NCA39GNDB39GNDA40NCB40NCA41VDDB41VDDA43NCB43NCA44NCB44NCA45NCB45NC	A23	GND	B23	GND
A26LDQB1B26LDQB2A27GNDB27GNDA28LDQB3B28LDQB4A29GNDB29GNDA30LDQB5B30LDQB6A31GNDB31GNDA32LDQB7B32LDQB8A33GNDB33GNDA34LSCKB34LCMDA35VcMosB35VcMosA36SOUTB36SINA37VcMosB37VcMosA39GNDB39GNDA40NCB40NCA41VDDB41VDDA43NCB43NCA44NCB44NCA45NCB45NC	A24	LCOL0	B24	LDQB0
A27GNDB27GNDA28LDQB3B28LDQB4A29GNDB29GNDA30LDQB5B30LDQB6A31GNDB31GNDA32LDQB7B32LDQB8A33GNDB33GNDA34LSCKB34LCMDA35VcMosB37VcMosA36SOUTB38NCA37VcMosB37VcMosA38NCB38NCA40NCB40NCA41VDDB41VDDA43NCB43NCA44NCB44NCA45NCB45NC	A25	GND	B25	GND
A28LDQB3B28LDQB4A29GNDB29GNDA30LDQB5B30LDQB6A31GNDB31GNDA32LDQB7B32LDQB8A33GNDB33GNDA34LSCKB34LCMDA35VcmosB35VcmosA36SOUTB38NCA38NCB38NCA39GNDB39GNDA40NCB40NCA41VDDB41VDDA43NCB43NCA44NCB44NCA45NCB45NC	A26	LDQB1	B26	LDQB2
A29GNDB29GNDA30LDQB5B30LDQB6A31GNDB31GNDA32LDQB7B32LDQB8A33GNDB33GNDA34LSCKB34LCMDA35VcMosB35VcMosA36SOUTB36SINA37VcMosB37VcMosA38NCB38NCA39GNDB39GNDA40NCB40NCA41VDDB41VDDA43NCB43NCA44NCB44NCA45NCB45NC	A27	GND	B27	GND
A30LDQB5B30LDQB6A31GNDB31GNDA32LDQB7B32LDQB8A33GNDB33GNDA34LSCKB34LCMDA35VcMosB35VcMosA36SOUTB36SINA37VcMosB37VcMosA38NCB38NCA39GNDB39GNDA40NCB40NCA41VDDB41VDDA43NCB43NCA44NCB44NCA45NCB45NC	A28	LDQB3	B28	LDQB4
A31GNDB31GNDA32LDQB7B32LDQB8A33GNDB33GNDA34LSCKB34LCMDA35VcMosB35VcMosA36SOUTB36SINA37VcMosB37VcMosA38NCB38NCA39GNDB39GNDA40NCB40NCA41VDDB41VDDA42VDDB42VDDA43NCB43NCA44NCB44NCA45NCB45NC				
A32LDQB7B32LDQB8A33GNDB33GNDA34LSCKB34LCMDA35VomosB35VomosA36SOUTB36SINA37VomosB37VomosA38NCB38NCA39GNDB39GNDA40NCB41VodA41VodB41VodA42NDB42VodA43NCB43NCA44NCB44NCA45NCB45NC				
A33GNDB33GNDA34LSCKB34LCMDA35VCMOSB35VCMOSA36SOUTB36SINA37VCMOSB37VCMOSA38NCB38NCA39GNDB39GNDA40NCB40NCA41VDDB41VDDA42VDDB42VDDA43NCB43NCA44NCB44NCA45NCB45NC	A31	GND	B31	GND
A34LSCKB34LCMDA35VCMOSB35VCMOSA36SOUTB36SINA37VCMOSB37VCMOSA38NCB38NCA39GNDB39GNDA40NCB40NCA41VDDB41VDDA42VDDB42VDDA43NCB43NCA44NCB44NCA45NCB45NC				
A35VCMOSB35VCMOSA36SOUTB36SINA37VCMOSB37VCMOSA38NCB38NCA39GNDB39GNDA40NCB40NCA41VDDB41VDDA42VDDB42VDDA43NCB43NCA44NCB44NCA45NCB45NC	A33		B33	GND
A36 SOUT B36 SIN A37 V _{CMOS} B37 V _{CMOS} A38 NC B38 NC A39 GND B39 GND A40 NC B40 NC A41 V _{DD} B41 V _{DD} A42 V _{DD} B42 V _{DD} A43 NC B43 NC A44 NC B44 NC A45 NC B45 NC	A34	LSCK	B34	LCMD
A37 VCMOS B37 VCMOS A38 NC B38 NC A39 GND B39 GND A40 NC B40 NC A41 VDD B41 VDD A42 VDD B42 VDD A43 NC B43 NC A44 NC B44 NC A45 NC B45 NC				
A38 NC B38 NC A39 GND B39 GND A40 NC B40 NC A41 VDD B41 VDD A42 VDD B42 VDD A43 NC B43 NC A44 NC B44 NC A45 NC B45 NC	A36	SOUT	B36	SIN
A39 GND B39 GND A40 NC B40 NC A41 VDD B41 VDD A42 VDD B42 VDD A43 NC B43 NC A44 NC B44 NC A45 NC B45 NC				
A40 NC B40 NC A41 VDD B41 VDD A42 VDD B42 VDD A43 NC B43 NC A44 NC B44 NC A45 NC B45 NC				
A41 VDD B41 VDD A42 VDD B42 VDD A43 NC B43 NC A44 NC B44 NC A45 NC B45 NC	A39	GND	B39	GND
A42 VDD B42 VDD A43 NC B43 NC A44 NC B44 NC A45 NC B45 NC				
A43 NC B43 NC A44 NC B44 NC A45 NC B45 NC	A41	Vdd	B41	Vdd
A44 NC B44 NC A45 NC B45 NC	A42	Vdd	B42	Vdd
A45 NC B45 NC		NC	B43	NC
	A44	NC	B44	NC
A46 NC B46 NC	A45		B45	
	A46	NC	B46	NC

	1		
Pad	Signal Name	Pad	Signal Name
A47	NC	B47	NC
A48	NC	B48	NC
A49	NC	B49	NC
A50	NC	B50	NC
A51	VREF	B51	Vref
A52	GND	B52	GND
A53	SCL	B53	SA0
A54	Vdd	B54	Vdd
A55	SDA	B55	SA1
A56	SVDD	B56	SVDD
A57	SWP	B57	SA2
A58	Vdd	B58	Vdd
A59	RSCK	B59	RCMD
A60	GND	B60	GND
A61	RDQB7	B61	RDQB8
A62	GND	B62	GND
A63	RDQB5	B63	RDQB6
A64	GND	B64	GND
A65	RDQB3	B65	RDQB4
A66	GND	B66	GND
A67	RDQB1	B67	RDQB2
A68	GND	B68	GND
A69	RCOL0	B69	RDQB0
A70	GND	B70	GND
A71	RCOL2	B71	RCOL1
A72	GND	B72	GND
A73	RCOL4	B73	RCOL3
A74	GND	B74	GND
A75	RROW1	B75	RROW0
A76	GND	B76	GND
A77	NC	B77	RROW2
A78	GND	B78	GND
A79	RCTM	B79	NC
A80	GND	B80	GND
A81	RCTMN	B81	RCFMN
A82	GND	B82	GND
A83	RDQA0	B83	RCFM
A84	GND	B84	GND
A85	RDQA2	B85	RDQA1
A86	GND	B86	GND
A87	RDQA4	B87	RDQA3
A88	GND	B88	GND
A89	RDQA6	B89	RDQA5
A90	GND	B90	GND
A91	RDQA8	B91	RDQA7
A92	GND	B92	GND
P	•		


Module Connector Pad Description


(1/2)

Signal	I/O	Туре	Description
GND	_	—	Ground reference for RDRAM core and interface. 72 PCB connector pads.
LCFM	Ι	RSL	Clock from master. Interface clock used for receiving RSL signals from the Channel. Positive polarity.
LCFMN	I	RSL	Clock from master. Interface clock used for receiving RSL signals from the Channel. Negative polarity.
LCMD	Ι	Vcmos	Serial Command used to read from and write to the control registers. Also used for power management.
LCOL4LCOL0	Ι	RSL	Column bus. 5-bit bus containing control and address information for column accesses.
LCTM	I	RSL	Clock to master. Interface clock used for transmitting RSL signals to the Channel. Positive polarity.
LCTMN	I	RSL	Clock to master. Interface clock used for transmitting RSL signals to the Channel. Negative polarity.
LDQA8LDQA0	I/O	RSL	Data bus A. A 9-bit bus carrying a byte of read or write data between the Channel and the RDRAM. LDQA8 is non-functional on modules.
LDQB8LDQB0	I/O	RSL	Data bus B. A 9-bit bus carrying a byte of read or write data between the Channel and the RDRAM. LDQB8 is non-functional on modules.
LROW2LROW0	Ι	RSL	Row bus. 3-bit bus containing control and address information for row accesses.
LSCK	I	Vcmos	Serial clock input. Clock source used to read from and write to the RDRAM control registers.
NC	_	_	These pads are not connected. These 24 connector pads are reserved for future use.
RCFM	Ι	RSL	Clock from master. Interface clock used for receiving RSL signals from the Channel. Positive polarity.
RCFMN	Ι	RSL	Clock from master. Interface clock used for receiving RSL signals from the Channel. Negative polarity.
RCMD	I	Vcmos	Serial Command Input used to read from and write to the control registers. Also used for power management.
RCOL4RCOL0	I	RSL	Column bus. 5-bit bus containing control and address information for column accesses.
RCTM	I	RSL	Clock to master. Interface clock used for transmitting RSL signals to the Channel. Positive polarity.
RCTMN	I	RSL	Clock to master. Interface clock used for transmitting RSL signals to the Channel. Negative polarity.
RDQA8RDQA0	I/O	RSL	Data bus A. A 9-bit bus carrying a byte of read or write data between the Channel and the RDRAM. RDQA8 is non-functional on modules.
RDQB8RDQB0	I/O	RSL	Data bus B. A 9-bit bus carrying a byte of read or write data between the Channel and the RDRAM. RDQB8 is non-functional on modules.
RROW2RROW0	T	RSL	Row bus. 3-bit bus containing control and address information for row accesses.

_			(2/2)
Signal	I/O	Туре	Description
RSCK	I	Vсмоs	Serial clock input. Clock source used to read from and write to the RDRAM control registers.
SA0	I	SVDD	Serial Presence Detect Address 0.
SA1	I	SVDD	Serial Presence Detect Address 1.
SA2	I	SVDD	Serial Presence Detect Address 2.
SCL	I	SVDD	Serial Presence Detect Clock.
SDA	I/O	SVDD	Serial Presence Detect Data (Open Collector I/O).
SIN	I/O	Vсмоs	Serial I/O for reading from and writing to the control registers. Attaches to SIO0 of the first RDRAM on the module.
SOUT	I/O	Vсмоs	Serial I/O for reading from and writing to the control registers. Attaches to SIO1 of the last RDRAM on the module.
SVDD	_	_	SPD Voltage. Used for signals SCL, SDA, SWP, SA0, SA1 and SA2.
SWP	I	SVDD	Serial Presence Detect Write Protect (active high). When low, the SPD can be written as well as read.
Vсмоs	_	_	CMOS I/O Voltage. Used for signals CMD, SCK, SIN, SOUT.
Vdd	_	_	Supply voltage for the RDRAM core and interface logic.
Vref	_	_	Logic threshold reference voltage for RSL signals.

Block Diagram





Remarks 1. Rambus Channel signals form a loop through the RIMM module, with the exception of the SIO chain.

2. See Serial Presence Detection Specification for information on the SPD device and its contents.

Data Sheet E0077N20 (Ver 2.0)

Electrical Specification

Absolute Maximum Ratings

Symbol	Parameter	MIN.	MAX.	Unit
VI,ABS	Voltage applied to any RSL or CMOS signal pad with respect to GND	-0.3	VDD + 0.3	V
VDD,ABS	Voltage on VDD with respect to GND	-0.5	Vdd + 1.0	V
TSTORE	Storage temperature	-50	+100	°C

Caution Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Symbol	Parameter and conditions		MIN.	MAX.	Unit
Vdd	Supply voltage		2.50 – 0.13	2.50 + 0.13	V
Vсмоs	CMOS I/O power supply at pad	2.5V controllers	2.5 – 0.13	2.5 + 0.25	V
		1.8V controllers	1.8 – 0.1	1.8 + 0.2	
Vref	Reference voltage		1.4 – 0.2	1.4 + 0.2	V
VIL	RSL input low voltage		Vref - 0.5	Vref - 0.2	V
VIH	RSL input high voltage		V _{REF} + 0.2	V _{REF} + 0.5	V
VIL,CMOS	CMOS input low voltage		-0.3	0.5Vсмоs – 0.25	V
VIH,CMOS	CMOS input high voltage		0.5Vcmos+0.25	Vсмоs + 0.3	V
Vol,cmos	CMOS output low voltage, IoL,CMOS = 1 mA		_	0.3	V
Voh,cmos	CMOS output high voltage, Іон,смоз = -0.25 mA		Vсмоs – 0.3	_	V
IREF	VREF current, VREF,MAX		-160.0	+160.0	μA
Isck,cmd	CMOS input leakage current, ($0 \le VCMOS \le VDD$)		-160.0	+160.0	μA
Isin,sout	CMOS input leakage current, ($0 \le V_{CMOS} \le V_{DD}$)		-10.0	+10.0	μA

DC Recommended Electrical Conditions

AC Electrical Specifications

Symbol	Parameter and Conditions		MIN.	TYP.	MAX.	Unit
z	Module Impedance of RSL signals		25.2	28.0	30.8	Ω
	Module Impedance of SCK and CMD signals		23.8	28.0	32.2	
Tpd	Average clock delay from finger to finger of all RSL clock nets				2.11	ns
	(CTM, CTMN,CFM, and CFMN)					
ΔT_{PD}	Propagation delay variation of RSL signals with respect to TPD Note1,2		-24		+24	ps
ΔT PD-CMOS	Propagation delay variation of SCK signal with respect to an average delay ^{Note1}	clock	-250		+250	ps
ΔT PD- SCK,CMD	Propagation delay variation of CMD signal with respect to SCK signal		-200		+200	ps
Vα/Vin	Attenuation Limit	-845			25.0	%
		-745			25.0	
		-653			18.5	
Vxf/Vin	Forward crosstalk coefficient	-845			8.0	%
	(300ps input rise time 20% - 80%)	-745			8.0	
		-653			8.0	
Vxb/Vin	Backward crosstalk coefficient	-845			2.5	%
	(300ps input rise time 20% - 80%)	-745			2.5	
		-653			2.5	
Rdc	DC Resistance Limit	-845			1.2	Ω
		-745			1.2	
		-653			1.2	

Notes 1. TPD or Average clock delay is defined as the average delay from finger to finger of all RSL clock nets (CTM, CTMN, CFM, and CFMN).

2. If the RIMM module meets the following specification, then it is compliant to the specification. If the RIMM module does not meet these specifications, then the specification can be adjusted by the "Adjusted Δ TPD Specification" table.

Adjusted ΔT_{PD} Specification

Symbol	Parameter and conditions	Adjusted MIN./MAX.	Abso	olute	Unit
			MIN.	MAX.	
ΔT_PD	Propagation delay variation of RSL signals with respect to T_{PD}	+/- [24+(18*N*∆Z0)] ^{Note}	-50	50	ps

Note N = Number of RDRAM devices installed on the RIMM module.

 Δ Z0 = delta Z0% = (MAX. Z0 – MIN. Z0) / (MIN. Z0)

(MAX. Z0 and MIN. Z0 are obtained from the loaded (high impedance) impedance coupons of all RSL layers on the module.)


Idd	RIMM module power conditions Note1		MAX.	Unit
DD1	One RDRAM in Read ^{Note2} , balance in NAP mode	-845	693	mA
		-745	643	
		-653	583	
DD2	One RDRAM in Read ^{Note2} , balance in Standby mode	-845	1980	mA
		-745	1780	
		-653	1570	
IDD3	One RDRAM in Read ^{Note2} , balance in Active mode	-845	2655	mA
		-745	2455	
		-653	2245	
DD4	One RDRAM in Write, balance in NAP mode	-845	783	mA
		-745	733	
		-653	683	
DD5	One RDRAM in Write, balance in Standby mode	-845	2070	mA
		-745	1870	
		-653	1670	
DD6	One RDRAM in Write, balance in Active mode	-845	2745	mA
		-745	2545	
		-653	2345	

Notes 1. Actual power will depend on individual RDRAM component specifications, memory controller and usage patterns. Power does not include Refresh Current.

2. I/O current is a function of the % of 1's, to add I/O power for 50 % 1's for a x16 need to add 257 mA for the following : VDD = 2.5 V, VTERM = 1.8 V, VREF = 1.4 V and VDIL = VREF – 0.5 V.

Package Drawings


184 EDGE CONNECTOR PADS RIMM (SOCKET TYPE) (1/2)



ITEM	MILLIMETERS
А	133.35 TYP.
A1	133.35±0.13
В	55.175
B1	1.00±0.10
С	11.50
C1	3.00±0.10
D	45.00
Е	32.00
F	45.00
G	5.675
Н	47.625
I	25.40
J	47.625
К	6.35
L	1.00 TYP.
М	34.925±0.13
M1	15.145
M2	19.78
Ν	29.21
0	17.78
Р	4.00±0.10
Q	R 2.00
R	3.00±0.10
S	<i>\$</i> 2.44
Т	1.27±0.10
W	0.80±0.05
Х	2.99
Y	0.30
Z	2.00±0.10

ECA-TS2-0053-02

184 EDGE CONNECTOR PADS RIMM (SOCKET TYPE) (2/2)



ITEM	DESCRIPTION	MIN.	TYP.	MAX.	UNIT
А	PCB length	133.22	133.35	133.48	mm
В	PCB height	34.795	34.925	35.055	mm
С	Center-center pad width from pad A1 to A46,	44.95	45.00	45.05	mm
	A47 to A92, B1 to B46 or B47 to B92				
D	Spacing from PCB left edge to connector key notch	-	55.175	-	mm
E	Spacing from contact pad PCB edge	-	17.78	-	mm
	to side edge retainer notch				
F	PCB thickness	1.17	1.27	1.37	mm
G	Heat spreader thickness from PCB surface (one side) to	-	-	3.09	mm
	heat spreader top surface				
Н	RIMM thickness	-	-	7.55	mm

ECA-TS2-0053-02

CAUTION FOR HANDLING MEMORY MODULES

When handling or inserting memory modules, be sure not to touch any components on the modules, such as the memory ICs, chip capacitors and chip resistors. It is necessary to avoid undue mechanical stress on these components to prevent damaging them.

In particular, do not push module cover or drop the modules in order to protect from mechanical defects, which would be electrical defects.

When re-packing memory modules, be sure the modules are not touching each other. Modules in contact with other modules may cause excessive mechanical stress, which may damage the modules.

MDE0202

NOTES FOR CMOS DEVICES

1 PRECAUTION AGAINST ESD FOR MOS DEVICES

Exposing the MOS devices to a strong electric field can cause destruction of the gate oxide and ultimately degrade the MOS devices operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it, when once it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. MOS devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. MOS devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor MOS devices on it.

② HANDLING OF UNUSED INPUT PINS FOR CMOS DEVICES

No connection for CMOS devices input pins can be a cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. The unused pins must be handled in accordance with the related specifications.

③ STATUS BEFORE INITIALIZATION OF MOS DEVICES

Power-on does not necessarily define initial status of MOS devices. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the MOS devices with reset function have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. MOS devices are not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for MOS devices having reset function.

CME0107

Rambus, RDRAM and the Rambus logo are registered trademarks of Rambus Inc.

RIMM, SO-RIMM, RaSer and QRSL are trademarks of Rambus Inc.

µBGA is a registered trademark of Tessera, Inc.

The information in this document is subject to change without notice. Before using this document, confirm that this is the latest version.

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of Elpida Memory, Inc.

Elpida Memory, Inc. does not assume any liability for infringement of any intellectual property rights (including but not limited to patents, copyrights, and circuit layout licenses) of Elpida Memory, Inc. or third parties by or arising from the use of the products or information listed in this document. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of Elpida Memory, Inc. or others.

Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of the customer's equipment shall be done under the full responsibility of the customer. Elpida Memory, Inc. assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.

[Product applications]

Elpida Memory, Inc. makes every attempt to ensure that its products are of high quality and reliability. However, users are instructed to contact Elpida Memory's sales office before using the product in aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment, medical equipment for life support, or other such application in which especially high quality and reliability is demanded or where its failure or malfunction may directly threaten human life or cause risk of bodily injury.

[Product usage]

Design your application so that the product is used within the ranges and conditions guaranteed by Elpida Memory, Inc., including the maximum ratings, operating supply voltage range, heat radiation characteristics, installation conditions and other related characteristics. Elpida Memory, Inc. bears no responsibility for failure or damage when the product is used beyond the guaranteed ranges and conditions. Even within the guaranteed ranges and conditions, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as fail-safes, so that the equipment incorporating Elpida Memory, Inc. products does not cause bodily injury, fire or other consequential damage due to the operation of the Elpida Memory, Inc. product.

[Usage environment]

This product is not designed to be resistant to electromagnetic waves or radiation. This product must be used in a non-condensing environment.

If you export the products or technology described in this document that are controlled by the Foreign Exchange and Foreign Trade Law of Japan, you must follow the necessary procedures in accordance with the relevant laws and regulations of Japan. Also, if you export products/technology controlled by U.S. export control regulations, or another country's export control laws or regulations, you must follow the necessary procedures in accordance with such laws or regulations.

If these products/technology are sold, leased, or transferred to a third party, or a third party is granted license to use these products, that third party must be made aware that they are responsible for compliance with the relevant laws and regulations.

M01E0107