### 2.9 GHz PLL for SAT TV Tuner with UNi-Bus

## Description

The U6239B is a single-chip frequency synthesizer with bidirectional $\mathrm{I}^{2} \mathrm{C}$ bus control and unidirectional 3-wire bus control, developed for SAT TV-tuner and cable tuner applications.

## Features

- 2.9 GHz divide-by-16 prescaler integrated
- UNi-BUS:
$\mathrm{I}^{2} \mathrm{C}$ bus and 3-wire bus
$\mathrm{I}^{2} \mathrm{C}$ bus software compatible to U6223B
3-wire bus software compatible to LC7215 (Sanyo)
- $\mathrm{I}^{2} \mathrm{C}$ bus mode:

4 bidirectional ports (open collector)
2 unidirectional ports (open collector)
5 level ADC or unidirectional port (open collector)
Address mode select function (AMS, Pin 3):
3 or 4 addresses selectable via Pin 10

This IC contains an integrated preamplifier, a high frequency prescaler, a reference divider with multiple programmable divider ratios, a crystal oscillator, a phase/ frequency detector together with a charge pump, a tuning amplifier and an analog-to-digital converter.

- 3-wire bus mode:

4 unidirectional ports (open collector)
Lock output (open collector)

- Programmable reference divider
- Low power consumption (typ. $5 \mathrm{~V} / 23 \mathrm{~mA}$ )
- Electrostatic protection according to MIL-STD 883


## Block Diagram



Figure 1.

Ordering Information

| Extended Type Number | Package | Remarks |
| :---: | :---: | :--- |
| U6239B-CFPG3 | SO16, plastic package | Taped and reeled |
|  |  | SSO16 package on request |

## Pin Configuration



## Circuit Description

The U6239B is a single-chip PLL designed for SAT TV tuner and cable tuner. It consists of a divide-by-16 prescaler with an integrated preamplifier, a 15 -bit programmable divider, a crystal oscillator, and a reference divider with selectable divider ratios, a phase/ frequency detector together with a charge pump which drives the tuning amplifier. Only one external transistor is required for varactor line driving. The device can be controlled via $\mathrm{I}^{2} \mathrm{C}$ bus format or via 3-wire bus format. It detects automatically which bus format has been received. Therefore, there is no need for a bus selection pin. In $\mathrm{I}^{2} \mathrm{C}$ bus mode, the device has four programmable or one fixed and three programmable $\mathrm{I}^{2} \mathrm{C}$ bus addresses, depending on the voltage level at Pin 3. They are
programmed by applying a specific input voltage to the address select input Pin 10, enabling the use of up to four synthesizers in a system. If the fixed address is used, this pin can be used as a normal output port. The same pin serves as the enable signal input in 3 -wire bus mode. Depending whether the fixed address is used or not there are five or six open collector outputs for switching functions available. In 3 -wire bus mode there are four open collector outputs and one lock signal output. All open collector outputs are capable of sinking at least 10 mA . In $\mathrm{I}^{2} \mathrm{C}$ bus mode an analog-to-digital converter (ADC) is available for digital AFC (automatic frequency control) applications and the ports P4, P5 and P7 can also be used as input ports.

## Functional Description

The U6239B is programmed via a 2 -wire $\mathrm{I}^{2} \mathrm{C}$ bus or 3 -wire bus depending on the received data format. In $\mathrm{I}^{2} \mathrm{C}$ bus mode the three bus input pins $4,5,10$ are used as SDA, SCL and address select inputs or in 3-wire bus mode as date, clock and enable inputs, respectively. The data include the scaling factor SF and port output information. In $\mathrm{I}^{2} \mathrm{C}$ bus mode there are some additional functions available (ADC, bidirectional ports, etc.)

## Oscillator frequency calculation :

$$
\mathbf{f}_{\mathrm{VCO}}=\mathbf{1 6} \times \mathrm{SPF} \times \mathrm{f}_{\text {refosc }} / \mathbf{S R F}
$$

$\mathrm{f}_{\mathrm{vco}}$ : Locked frequency of voltage controlled oscillator
SPF : Scaling factor of programmable divider (15 bit in $\mathrm{I}^{2} \mathrm{C}$ bus mode, 14 bit in 3 -wire bus mode)

SRF : Scaling factor of reference divider
$\left(\div 256 \div 512 / \div 1024\right.$ in $\mathrm{I}^{2} \mathrm{C}$ bus mode,
$\div 25 / \div 50 / \div 100 / \div 140 / \div 250 \div 280 / \div 500$
in 3 -wire bus mode)
$\mathrm{f}_{\text {refosc }}$ : Reference oscillator frequency:
3.2/4 MHz crystal or external reference frequency (max. 8 MHz )

The input amplifier together with a divide-by-16 prescaler provides excellent sensitivity (see "Typical
prescaler input sensitivity"). The input impedance is shown in the diagram "Typical input impedance". When a new divider ratio is entered according to the requested $\mathrm{f}_{\mathrm{VCO}}$, the phase detector and charge pump adjusts the control voltage of the VCO together with the tuning amplifier until the output signals of the programmable divider and the reference divider are in frequency locked and phase locked. The reference frequency may be provided by an external source, capacitively coupled into Pin 2, or by using an on-board crystal with an 18 pF capacitor in series. The crystal operates in the series resonance mode. The reference divider division ratio is selectable to $\div 256 / \div 512 / \div 1024$ in the $\mathrm{I}^{2} \mathrm{C}$ bus mode and $\div 25 / \div 50 / \div 100 / \div 140 / \div 250 / \div 280 /$ $\div 500$ in the 3 -wire bus mode.

In $\mathrm{I}^{2} \mathrm{C}$ bus mode, the division ratio may be set via three bits, in 3-wire bus mode via two bits and a voltage at the reference divider select input Pin 3. In addition, there are port outputs available for band switching and other purposes.

## Application

A typical application is shown on page 14. All input/ output interface circuits are shown on the pages 12 and 13. Some special features which are related to test- and alignment procedures for tuner production are explained together with the bus mode descriptions.

## Absolute Maximum Ratings

All voltages are referred to GND (Pin 15)

| Parameters |  | Symbol | Conditions | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage | Pin 12 | Vs |  | -0.3 | 6 | V |
| RF input voltage | Pins 13, 14 | RFi |  | -0.3 | $\mathrm{Vs}+0.3$ | V |
| Port output current | Pins 6-11 | P0, P3-7 | Open collector | -1 | 15 | mA |
| Total port output current | Pins 6-11 | P0, P3-7 | Open collector | -1 | 50 | mA |
| Port input/ output voltage | Pins 6-10 | P3-7 | In off state | -0.3 | 14 | V |
| Port output voltage | Pins 6-11 | P0, P3-7 | In on state | -0.3 | 6 | V |
| Bus input/ output voltage | Pins 4 and 5 | VSDA, <br> VSCL |  | -0.3 | 6 | V |
| SDA output current | Pin 4 | ISDA | Open collector | -1 | 5 | mA |
| Address select/ Enable input Port output voltage | Pin 10 | $\begin{gathered} \text { AS/ } \\ \text { ENABLE/ } \\ \text { P3 } \\ \hline \end{gathered}$ | Port in off state | -0.3 | 14 | V |
| Charge pump output voltage | Pin 1 | PD |  | -0.3 | $\mathrm{Vs}+0.3$ | V |
| Active filter output voltage | Pin 16 | VD |  | -0.3 | $\mathrm{Vs}+0.3$ | V |
| Crystal oscillator voltage | Pin 2 | Q1 |  | -0.3 | $\mathrm{Vs}+0.3$ | V |
| Reference divider select input/ Address mode select input | Pin 3 | $\begin{aligned} & \hline \text { RDS/ } \\ & \text { AMS } \end{aligned}$ |  | -0.3 | $\mathrm{V}_{\mathrm{S}}+0.3$ | V |
| Junction temperature |  | $\mathrm{T}_{\mathrm{i}}$ |  | -40 | 125 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature |  | $\mathrm{T}_{\text {stg }}$ |  | -40 | 125 | ${ }^{\circ} \mathrm{C}$ |

## Operating Range

All voltages are referred to GND (Pin 15)

| Parameters | Test Conditions / Pins | Symbol | Min. | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| Supply voltage | Pin 12 | $\mathrm{V}_{\mathrm{S}}$ | 4.5 | 5 | 5.5 | V |
| Ambient temperature |  | $\mathrm{T}_{\mathrm{amb}}$ | -20 |  | 85 | ${ }^{\circ} \mathrm{C}$ |
| Input frequency | Pins 13 and 14 | RFi | 250 |  | 2900 | MHz |
| Programmable divider | $\mathrm{I}^{2} \mathrm{C}$ bus mode | SF | 256 |  | 32767 |  |
| Programmable divider | 3-wire bus mode | SF | 256 |  | 16383 |  |

## Thermal Resistance

| Parameters | Test Conditions / Pins | Symbol | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Junction ambient | Package SO16 soldered to PCB | $\mathrm{R}_{\text {thJA }}$ |  | 110 |  | K/W |

## Electrical Characteristics

Test conditions (unless otherwise specified): $\mathrm{V}_{\mathrm{S}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$

| Parameters | Test Conditions / Pins | Symbol | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply current (prescaler on) | Ports off Pin 12 | ICC |  | 23 |  | mA |
| Input sensitivity |  |  |  |  |  |  |
| $\mathrm{f}_{\mathrm{RFi}}=250 \mathrm{MHz}$ | Pin 13 | $\mathrm{Vi}{ }^{1}$ ) | 100 |  | 300 | $\mathrm{mV}_{\text {rms }}$ |
| $\mathrm{f}_{\mathrm{RFi}}=750-2900 \mathrm{MHz}$ | Pin 13 | $\mathrm{Vi}{ }^{1}$ ) | 20 |  | 300 | $\mathrm{mV}_{\text {rms }}$ |
| Crystal oscillator |  |  |  |  |  |  |
| Recommended crystal series resistance |  |  | 10 |  | 200 | $\Omega$ |
| Crystal oscillator drive level | Pin 2 |  |  | 50 |  | $\mathrm{mV}_{\text {rms }}$ |
| Crystal oscillator source impedance | $\begin{array}{r} \text { Nominal spread } \pm 15 \% \\ \text { Pin } 2 \end{array}$ |  |  | -650 |  | $\Omega$ |
| External reference input frequency | AC coupled sinewave Pin 2 |  | 2 |  | 8 | MHz |
| External reference input amplitude | AC coupled sinewave <br> Pin2 |  | 70 |  | 200 | $\mathrm{mV}_{\text {rms }}$ |

Port outputs (current limited, output function only in $\mathrm{I}^{2} \mathrm{C}$ bus mode)
Port P0 at Pin 11.
Port P3 at Pin 10 , is only usable with AMS = 'L' (= 3 address mode).

| P0, P3 Sink current | $\mathrm{VH}=12 \mathrm{~V}, \quad$ Pins 10 and 11 | ISL | 0.7 | 1 | 1.5 | mA |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| Leakage current | $\mathrm{VH}=13.2 \mathrm{~V}$ | IL |  |  | 10 | $\mu \mathrm{~A}$ |

Port outputs, Lock output (open collector, locked = 'L'. Ports P4 - P7 at Pins 6-9)
Lock output at Pin 11, only in 3-wire bus mode.

| Saturation voltage | $\mathrm{IL}=10 \mathrm{~mA}$ | VSL ${ }^{2}$ ) |  | 0.5 | V |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Leakage current | $\mathrm{VH}=13.2 \mathrm{~V}$ | IL |  | 10 | $\mu \mathrm{A}$ |
| Port inputs (Ports 4, 5 and 7 at Pins 6, 8 and 9) |  |  |  |  |  |
| Input voltage high |  | Vi 'H' | 2.7 |  | V |
| Input voltage low |  | Vi 'L' |  | 0.8 | V |
| Input current high | Vi 'H' = 13.2 V | Ii 'H' |  | 10 | $\mu \mathrm{A}$ |
| Input current low | Vi 'L' $=0 \mathrm{~V}$ | Ii 'L' | -10 |  | $\mu \mathrm{A}$ |

## Electrical Characteristics (continued)

| Parameters | Test Conditions / Pins | Symbol | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADC input (ADC, Pin 7, see page 8 for ADC-levels) |  |  |  |  |  |  |
| Input current high | Vi 'H' = 13.2 V | Ii 'H' |  |  | 10 | $\mu \mathrm{A}$ |
| Input current low | Vi 'L' $=0 \mathrm{~V}$ | Ii 'L' | -10 |  |  | $\mu \mathrm{A}$ |
| Charge pump output (PD) |  |  |  |  |  |  |
| Charge pump current ' H ' | $5 \mathrm{I}=1, \mathrm{VPD}=1.7 \mathrm{~V}$, Pin 1 | IPDH |  | $\pm 180$ |  | $\mu \mathrm{A}$ |
| Charge pump current ' L ' | $5 \mathrm{I}=0, \mathrm{VPD}=1.7 \mathrm{~V}, \mathrm{Pin} 1$ | IPDL |  | $\pm 50$ |  | $\mu \mathrm{A}$ |
| Charge pump leakage current | $\mathrm{T} 0=1, \mathrm{VPD}=1.7 \mathrm{~V}$, Pin 1 | IPDTRI |  | $\pm 5$ |  | nA |
| Charge pump amplifier gain | Pins 1 and 16 |  |  | 6400 |  |  |
| Bus inputs Data and Clock (SDA, SCL) $\mathrm{I}^{2} \mathrm{C}$ bus mode and 3-wire bus mode |  |  |  |  |  |  |
| Input voltage high | Pins 4 and 5 | Vi 'H' | 3 |  | 5.5 | V |
| Input voltage low | Pins 4 and 5 | Vi 'L' |  |  | 1.5 | V |
| Input current high | $\mathrm{Vi}{ }^{\prime} \mathrm{H}$ ' $=\mathrm{V}_{\mathrm{S}}$, Pins 4 and 5 | Ii 'H' |  |  | 10 | $\mu \mathrm{A}$ |
| Input current low | Vi 'L' $=0 \mathrm{~V}$, Pins 4 and 5 | Ii 'L' | -20 |  |  | $\mu \mathrm{A}$ |
| Output voltage SDA (open collector) | ISDA'L' $=3 \mathrm{~mA}$, Pin 4 | VSDA 'L' |  |  | 0.4 | V |
| Bus input Enable, 3-wire bus mode (ENABLE, Pin 10) |  |  |  |  |  |  |
| Input voltage high | Pin 10 | Vi 'H' | $\begin{gathered} 75 \% \\ \mathrm{~V}_{\mathrm{S}} \\ \hline \end{gathered}$ |  | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}+ \\ & 0.3 \mathrm{~V} \end{aligned}$ | V |
| Input voltage low | Pin 10 | Vi 'L' |  |  | 1.0 | V |
| Input current high | Vi ' H ' $=\mathrm{V}_{\mathrm{S}}$, Pin 10 | Ii 'H' |  |  | 10 | $\mu \mathrm{A}$ |
| Input current low (RDS = 'L') | Vi 'L' $=0 \mathrm{~V}$, Pin 10 | Ii 'L' | -10 |  |  | $\mu \mathrm{A}$ |
| Input current low (RDS = 'H') | Vi 'L' $=0 \mathrm{~V}$, Pin 10 | Ii 'L' | -100 |  |  | $\mu \mathrm{A}$ |
| Address selection / port output (AS/P3, Pin 10) |  |  |  |  |  |  |
| Input current low (AMS = L) | Vi 'L' $=0 \mathrm{~V}$ (3 address) | Ii 'L' | -10 |  |  | $\mu \mathrm{A}$ |
| Input current high (AMS = L) | Vi 'H' $=13.2 \mathrm{~V}$ (3 address) | Ii 'H' |  |  | 10 | $\mu \mathrm{A}$ |
| Input current low (AMS = H) | Vi 'L' $=0 \mathrm{~V}$ (4 address) | Ii 'L' | -100 |  |  | $\mu \mathrm{A}$ |
| Input current high ( $\mathrm{AMS}=\mathrm{H}$ ) | Vi 'H' = $\mathrm{V}_{\mathrm{S}}$ (4 address) | Ii 'H' |  |  | 10 | $\mu \mathrm{A}$ |
| Reference divider select/Address mode select (RDS, AMS) |  |  |  |  |  |  |
| Input voltage high | Pins 4 and 5 | Vi 'H' | 3 |  | 5.5 | V |
| Input voltage low | Pins 4 and 5 | Vi 'L' |  |  | 1.5 | V |
| Input current high | Vi 'H' $=\mathrm{V}_{\mathrm{S}}$, Pins 4 and 5 | Ii 'H' |  |  | 10 | $\mu \mathrm{A}$ |
| Input current low | Vi 'L' $=0 \mathrm{~V}$, Pins 4 and 5 | Ii 'L' | -20 |  |  | $\mu \mathrm{A}$ |

## Notes:

${ }^{1}$ ) RMS - voltage calculated from the measured available power on $50 \Omega$.
${ }^{2}$ ) Tested with one port active. The collector voltage of an active port must not exceed 6 V .

## $I^{2} \mathbf{C}$ Bus Description

## Functional Description

When the U6239B is controlled via a 2 -wire $\mathrm{I}^{2} \mathrm{C}$ bus format, then data and clock signals are fed into the SDA and SCL lines respectively. Depending on the LSB of the address byte, the device can either accept new data (write mode: $\mathrm{LSB}=0$ ) or send data (read mode: $\mathrm{LSB}=1$ ).

Depending on the voltage at the address mode select input, the device has one fixed and three programmable or four programmable $\mathrm{I}^{2} \mathrm{C}$ bus addresses. The tables " $\mathrm{I}^{2} \mathrm{C}$ bus write data format" and " $\mathrm{I}^{2} \mathrm{C}$ bus read data format" describe the format of the data and show how to select the device addresses by applying the appropriate voltages at address select Pin 10 and the address mode select Pin 3.

## Write Mode (Address byte LSB = 0)

When write mode is activated and the correct address byte is received, the SDA line is pulled low by the device during the acknowledge period. The SDA line is also pulled low during the acknowledge periods, when additional data bytes are programmed. After the address transmission (first byte), data bytes can be sent to the device. There are four data bytes requested to fully program the device. Once the correct address is received and acknowledged, the first bit of the following byte determines whether that byte is interpreted as byte 2 or 4 ; a logic 0 for divider information and a logic 1 for control and port output information. If byte 2 has been received, the device always expects byte 3 next. Likewise if byte 4 has been received, byte 5 is expected. Additional data bytes can be entered without the need to re-address the device until an $\mathrm{I}^{2} \mathrm{C}$ bus stop condition is recognized. This allows a
smooth frequency sweep for fine tuning AFC purposes. The table " $\mathrm{I}^{2} \mathrm{C}$ bus pulse diagram" provides some possible data transfer examples. In addition, the stop condition is not a must, the device may be programmed by using the start condition only.

The programmable divider bytes PDB1 and PDB2 are stored in a 15-bit latch and control the division ratio of the 15 -bit programmable divider. The control byte CB1 enables the controlling of the following special functions:

- 5I bit switches between low and high charge pump current
- T1 bit enables divider test mode when it is set to logic 1
- T0 bit enables the charge pump to be disabled when it is set to logic 1
- RD3, 2 and 1 - bits enable selection of the reference divider ratio
- OS-bit disables the charge pump drive amplifier output when it is set to logic 1 .
The charge pump current can only be controlled in $\mathrm{I}^{2} \mathrm{C}$ bus mode. In 3 -wire bus mode, the high charge pump current is always active.

The OS-bit function disables the complete PLL function. This enables the tuner alignment by supplying the tuning voltage directly through the 30 V supply voltage of the tuner. The control byte CB 2 programs the port outputs P 0 and P3-7.

| Description | $\mathrm{I}^{2} \mathrm{C}$ Bus Data Format |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MSB |  |  |  |  |  | LSB |  |  |
| Address byte | 1 | 1 | 0 | 0 | 0 | AS1 | AS2 | 0 | A |
| Programmable divider, byte 1 | 0 | n14 | n13 | n12 | n11 | n10 | n9 | n8 | A |
| Programmable divider, byte 2 | n7 | n6 | n5 | n4 | n3 | n2 | n1 | n0 | A |
| Control byte 1 | 1 | 5I | T1 | T0 | X | RD2 | RD1 | OS | A |
| Control byte 2 | P7 | P6 | P5 | P4 | P3 | X | X | P0 | A |

A = Acknowledge; $\mathrm{X}=$ not used
n0 to n14 : Scaling factor (SF)
T0, T1 : Test mode selection

P0, 3 to 7: Port outputs
5I : Charge pump current switch
OS : Output switch
$\mathrm{SF}=16384 \times \mathrm{n} 14+8192 \times \mathrm{n} 13+\ldots+2 \times \mathrm{n} 1+\mathrm{n} 0$
SF - range: 256 to 32767
$\mathrm{T} 1=1$ : divider test mode on, $\quad \mathrm{T} 1=0$ : divider test mode off
FP at Pin 6, FR at Pin 7
$\mathrm{T} 0=1$ : charge pump disable
$\mathrm{T} 0=0$ : charge pump enable
P0, 3, 4, 5, 6, $7=1$ : port active
$5 \mathrm{I}=1$ : high current
$\mathrm{OS}=1$ : varicap drive disable
$5 \mathrm{I}=0$ : low current
$\mathrm{OS}=0$ : varicap drive enable

## $\mathbf{I}^{\mathbf{2}} \mathrm{C}$ Bus Description (continued)

## Reference divider selection RD1, RD2:

| RD2 | RD1 | Reference <br> Divider Ratio | Frequency <br> Step Size* | Max. Operating <br> Frequency* |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 1024 | 62.5 kHz | 2.047 GHz |
| 0 | 1 | off | - | - |
| 1 | 0 | 256 | 250 kHz | 2.9 GHz |
| 1 | 1 | 512 | 125 kHz | 2.9 GHz |

* when a 4 MHz crystal is used

Address selection AS1, AS2, AMS:

| AMS <br> Voltage at Pin 3 | AS1 | AS2 | Address | Dec. Value | Voltage at Pin 10 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $<0.8$ V or open | 0 | 0 | C 0 | 192 | 0 to $10 \% \mathrm{~V}_{\mathrm{S}}$ |
| $<0.8 \mathrm{~V}$ or open | 0 | 1 | C 2 | 194 | always valid |
| $<0.8 \mathrm{~V}$ or open | 1 | 0 | C 4 | 196 | 40 to $60 \% \mathrm{~V}_{\mathrm{S}}$ |
| $<0.8 \mathrm{~V}$ or open | 1 | 1 | C 6 | 198 | $90 \% \mathrm{~V}_{\mathrm{S}}$ to 13.2 V |
| $>2.4$ | 0 | 0 | C 0 | 192 | 0 to $10 \% \mathrm{~V}_{\mathrm{S}}$ |
| $>2.4$ | 0 | 1 | C 2 | 194 | open |
| $>2.4$ | 1 | 0 | C 4 | 196 | 40 to $60 \% \mathrm{~V}_{\mathrm{S}}$ |
| $>2.4$ | 1 | 1 | C 6 | 198 | $90 \% \mathrm{~V}_{\mathrm{S}}$ to $\mathrm{V}_{\mathrm{S}}$ |

## Read Mode (Address byte LSB = 1)

After the address transmission (first byte), the status byte can be read from the device on the SDA line (MSB first). Data is valid on the SDA line during logic high of the SCL signal. The controller accepting the data has to pull the SDA line to low-level during all status-byte acknowledge periods to read another status byte. If the controller fails to pull the SDA line to low-level during this period, the device will then release the SDA line to allow the controller to generate a STOP condition.

The POR bit (power-on-reset) is set to a logic 1 when the supply voltage $\mathrm{V}_{\mathrm{S}}$ of the device has dropped below 3 V (at $25^{\circ} \mathrm{C}$ ) and also when the device is initially turned on. The POR bit is reset to a logic 0 when the read sequence is terminated by a STOP condition. When the POR bit is set high (at low $\mathrm{V}_{\mathrm{S}}$ ), this indicates that all the
programmed information is lost and the port outputs are all set to high impedance state.
The FL bit indicates whether the loop is in phase lock condition (logic 1) or not (logic 0).
If the ADC or the ports are to be used as inputs, the corresponding outputs must be programmed to a high impedance state (logic 1).
The bits I2, I1 and I0 show the status of the I/O ports P7, P5 and P4 respectively. A logic 0 indicates a LOW level and a logic 1 a HIGH level (TTL levels).
The bits A2, A1 and A0 represent the digital information of the 5-level ADC. This converter can be used to feed AFC information to the controller from the IF section of the receiver, as shown in the typical application circuit on page 14.

## $I^{\mathbf{2}} \mathbf{C}$ Bus Description (continued)

| Description | $\mathrm{I}^{2} \mathrm{C}$ Bus Read Data Format |  |  |  |  |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MSB |  |  |  |  |  |  |  |  |  |
| Address byte | 1 | 1 | 0 | 0 | 0 | AS1 | AS2 | 1 | A |  |
| Status byte | POR | FL | I2 | I1 | I0 | A2 | A1 | A0 | - |  |

POR : Power-on reset flag: $\quad$ POR $=1$ on power on

## FL: In-lock flag:

I2, I1, I0 : Digital information of I/O-ports P7, P5 and P4 respectively
A2, A1, A0 : Digital data of the 5-level ADC.
$\mathrm{FL}=1$, when loop is phase locked
see next table

## A/D Converter Levels:

| A 2 | A 1 | A 0 | Input voltage to ADC Pin 9 |
| :---: | :---: | :---: | :--- |
| 1 | 0 | 0 | $60 \%$ Vs to 13.2 V |
| 0 | 1 | 1 | $45 \%$ to $60 \% \mathrm{Vs}$ |
| 0 | 1 | 0 | $30 \%$ to $45 \% \mathrm{Vs}$ |
| 0 | 0 | 1 | $15 \%$ to $30 \% \mathrm{Vs}$ |
| 0 | 0 | 0 | 0 V to $15 \% \mathrm{Vs}$ |

## $\mathbf{I}^{2} \mathrm{C}$ Bus Pulse Diagram



Data transfer examples
START - ADR - PDB1 - PDB2 - CB1 - CB2 - STOP
START - ADR - CB1 - CB2 - PDB1 - PDB2 - STOP
START - ADR - PDB1 - PDB2 - CB1 - STOP
START - ADR - PDB1 - PDB2 - STOP
START - ADR - CB1 - CB2 - STOP
START - ADR - CB1 - STOP

Description
START = Start condition
ADR = Address byte
PDB1 = Programmable divider byte 1
PDB2 $=$ Programmable divider byte 2
CB1 $=$ Control byte 1
CB2 $\quad=$ Control byte 2
STOP = Stop condition

## $\mathbf{I}^{\mathbf{2}} \mathrm{C}$ Bus Description (continued)

## $\mathbf{I}^{2} \mathbf{C}$ Bus Timing



Figure 2.

| Parameters | Symbol | Min. | Max. | Unit |
| :--- | :---: | :---: | :---: | :---: |
| Rise time SDA, SCL | $\mathrm{t}_{\mathrm{R}}$ |  | 15 | $\mu \mathrm{~s}$ |
| Fall time SDA, SCL | $\mathrm{t}_{\mathrm{F}}$ |  | 15 | $\mu \mathrm{~s}$ |
| Clock frequency SCL | $\mathrm{f}_{\mathrm{SCL}}$ | 0 | 100 | kHz |
| Clock 'H' pulse | $\mathrm{t}_{\mathrm{HIGH}}$ | 1 |  | $\mu \mathrm{~s}$ |
| Clock 'L' pulse | $\mathrm{t}_{\mathrm{LOW}}$ | 1 |  | $\mu \mathrm{~s}$ |
| Hold time start | $\mathrm{t}_{\mathrm{H} \text { STT }}$ | 1 |  | $\mu \mathrm{~s}$ |
| Waiting time start | $\mathrm{t}_{\mathrm{W} \text { STT }}$ | 1 |  | $\mu \mathrm{~s}$ |
| Setup time start | $\mathrm{t}_{\mathrm{S} \text { STT }}$ | 1 |  | $\mu \mathrm{~s}$ |
| Setup time stop | $\mathrm{t}_{\mathrm{S} \text { STP }}$ | 1 |  | $\mu \mathrm{~s}$ |
| Setup time data | $\mathrm{t}_{\text {S DAT }}$ | 0.25 |  | $\mu \mathrm{~s}$ |
| Hold time data | $\mathrm{t}_{\mathrm{H} \text { DAT }}$ | 0 |  | $\mu \mathrm{~s}$ |

## 3-Wire Bus Description

When the U6239B is controlled via a 3-wire bus format, then data, clock and enable signals are fed into the SDA, SCL and AS/ENABLE/P3 lines respectively. The diagram " 3 -wire bus pulse diagram" shows the data format. The data consist of a single word which contains the programmable divider (14 bit) and port information. Bit No. 15 of the programmable divider is always zero, when the 3 -wire bus mode is active. The data is only clocked into the internal data shift register on the negative clock transition during the enable high period. During enable low periods the clock input is disabled. New data words are only accepted by the internal data latches from the shift register on a negative transition of the enable signal if exactly eigtheen clock pulses were sent during the high period of the enable. The data sequence and the timing is described in the following diagrams.

In 3 -wire bus mode Pin 9 automatically becomes the lock-signal output. An improved lock detect circuit generates a flag when the loop has attained lock. 'In lock' is indicated by a low impedance state (on) of the open collector output.

In 3-wire bus mode the high charge pump current is always active. The charge pump current can only be controlled in $\mathrm{I}^{2} \mathrm{C}$ bus mode.
The complete PLL function can be disabled by programming a normally not used division ratio of zero. This allows the tuner alignment by supplying the tuning voltage directly through the 33 V supply voltage of the tuner.

In 3-wire bus mode the division ratio of the reference divider is controlled via information RD1, RD2 and the reference divider select input Pin 3.

## 3-Wire Bus Description (continued)

Reference divider selection RD1, RD2, RDS:

| RDS Voltage at <br> Pin 3 | RD2 | RD1 | Reference <br> Divider Ratio | Frequency <br> Step Size | Maximum Operating <br> Frequency* |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 to $10 \% \mathrm{~V}_{\mathrm{S}}$ or open | 0 | 0 | 280 | 228.57 kHz | 2.9 GHz |
| 0 to $10 \% \mathrm{~V}_{\text {S }}$ or open | 0 | 1 | 50 | 1280 kHz | 2.9 GHz |
| 0 to $10 \% \mathrm{~V}_{\text {S }}$ or open | 1 | 0 | 500 | 128 kHz | 2.097 GHz |
| 0 to $10 \% \mathrm{~V}_{\text {S }}$ or open | 1 | 1 | 100 | 640 kHz | 2.9 GHz |
| 90 to $100 \% \mathrm{~V}_{\mathrm{S}}$ | 0 | 0 | 140 | 457.14 kHz | 2.9 GHz |
| 90 to $100 \% \mathrm{~V}_{\mathrm{S}}$ | 0 | 1 | 25 | 2560 kHz | 2.9 GHz |
| 90 to $100 \% \mathrm{~V}_{\mathrm{S}}$ | 1 | 0 | 250 | 256 kHz | 2.9 GHz |
| 90 to $100 \% \mathrm{~V}_{\mathrm{S}}$ | 1 | 1 | 50 | 1280 kHz | 2.9 GHz |

* when a 4-MHz crystal is used


## 3-Wire Bus Pulse Diagram



Figure 3.
n0 to n13 Scaling factor (SF)
P4 to P7
RD1, RD2 Reference divider selection
$\mathrm{SF}=8192 \times \mathrm{n} 13+4096 \times \mathrm{n} 12+\ldots+2 \times \mathrm{n} 1+\mathrm{n} 0$
SF - Range: $256 . .16383$
$\mathrm{P} 4-\mathrm{P} 7=1$ : port active
see table above

## 3-Wire Bus Timing



Figure 4.

| Parameters | Symbol | Min. | Max. | Unit |
| :--- | :---: | :---: | :---: | :---: |
| Setup time | TS | 2 |  | $\mu \mathrm{~s}$ |
| Enable hold time | TSL | 2 |  | $\mu \mathrm{~s}$ |
| Clock width | TC | 2 |  | $\mu \mathrm{~s}$ |
| Enable setup time | TL | 10 |  | $\mu \mathrm{~s}$ |
| Enable between two transmissions | TT | 10 |  | $\mu \mathrm{~s}$ |
| Data hold time | TH | 2 |  | $\mu \mathrm{~s}$ |

## Typical Prescaler Input Sensitivity



## Typical Input Impedence



Figure 5.

## Input/ Output Interface Circuits



Figure 6. RF input


Figure 7. Loop amplifier


Figure 8. Ports P4, P5, P6, P7


Figure 9. Address select/ Enable input/ Port output P3


Figure 10. SCL/SDA and RDS/AMS input

Figure 12. Port P0/ Lock output



Figure 11. Reference oscillator

## U6239B

## Application Circuit



Figure 13.

## Package Information

Package SO16
Dimensions in mm


## Ozone Depleting Substances Policy Statement

## It is the policy of TEMIC Semiconductor GmbH to

1. Meet all present and future national and international statutory requirements.
2. Regularly and continuously improve the performance of our products, processes, distribution and operating systems with respect to their impact on the health and safety of our employees and the public, as well as their impact on the environment.

It is particular concern to control or eliminate releases of those substances into the atmosphere which are known as ozone depleting substances (ODSs).

The Montreal Protocol (1987) and its London Amendments (1990) intend to severely restrict the use of ODSs and forbid their use within the next ten years. Various national and international initiatives are pressing for an earlier ban on these substances.

TEMIC Semiconductor GmbH has been able to use its policy of continuous improvements to eliminate the use of ODSs listed in the following documents.

1. Annex A, B and list of transitional substances of the Montreal Protocol and the London Amendments respectively
2. Class I and II ozone depleting substances in the Clean Air Act Amendments of 1990 by the Environmental Protection Agency (EPA) in the USA
3. Council Decision 88/540/EEC and 91/690/EEC Annex A, B and C (transitional substances) respectively.

TEMIC Semiconductor GmbH can certify that our semiconductors are not manufactured with ozone depleting substances and do not contain such substances.

## We reserve the right to make changes to improve technical design and may do so without further notice.

Parameters can vary in different applications. All operating parameters must be validated for each customer application by the customer. Should the buyer use TEMIC Semiconductors products for any unintended or unauthorized application, the buyer shall indemnify TEMIC Semiconductors against all claims, costs, damages, and expenses, arising out of, directly or indirectly, any claim of personal damage, injury or death associated with such unintended or unauthorized use.

TEMIC Semiconductor GmbH, P.O.B. 3535, D-74025 Heilbronn, Germany
Telephone: 49 (0)7131 67 2594, Fax number: 49 (0) 7131672423

