

Preliminary User's Manual

μPD780828A Subseries

8-bit Single-Chip Microcontroller

μPD780824A μPD780826A μPD780828A μPD78F0828A

NOTES FOR CMOS DEVICES -

(1) PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

(2) HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

(3) STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

- The information in this document is current as of 28.01, 2003. The information is subject to change
 without notice. For actual design-in, refer to the latest publications of NEC Electronics data sheets or
 data books, etc., for the most up-to-date specifications of NEC Electronics products. Not all products
 and/or types are available in every country. Please check with an NEC sales representative for
 availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without prior written consent of NEC Electronics. NEC Electronics assumes no responsibility for any errors that may appear in this document.
- NEC Electronics does not assume any liability for infringement of patents, copyrights or other
 intellectual property rights of third parties by or arising from the use of NEC Electronics products
 listed in this document or any other liability arising from the use of such NEC Electronics products.
 No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual
 property rights of NEC Electronics or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of customer's equipment shall be done under the full responsibility of customer. NEC Electronics no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
- While NEC Electronics endeavors to enhance the quality, reliability and safety of NEC Electronics
 products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated
 entirely. To minimize risks of damage to property or injury (including death) to persons arising from
 defects in NEC Electronics products, customers must incorporate sufficient safety measures in their
 design, such as redundancy, fire-containment and anti-failure features.
- NEC Electronics products are classified into the following three quality grades: "Standard", "Special" and "Specific".

The "Specific" quality grade applies only to NEC Electronics products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of NEC Electronics product depend on its quality grade, as indicated below. Customers must check the quality grade of each NEC Electronics product before using it in a particular application.

"Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools,

personal electronic equipment and industrial robots.

"Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems,

anti-disaster systems, anti-crime systems, safety equipment and medical equipment

(not specifically designed for life support).

"Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems,

life support systems and medical equipment for life support, etc.

The quality grade of NEC Electronics products is "Standard" unless otherwise expressly specified in NEC Electronics data sheets or data books, etc. If customers wish to use NEC Electronics products in applications not intended by NEC Electronics, they must contact NEC Electronics sales representative in advance to determine NEC Electronics 's willingness to support a given application.

Notes: 1. " NEC Electronics" as used in this statement means NEC Electronics Corporation and also includes its majority-owned subsidiaries.

2. " NEC Electronics products" means any product developed or manufactured by or for NEC Electronics (as defined above).

M8E 02.10

Regional Information

Some information contained in this document may vary from country to country. Before using any NEC product in your application, please contact the NEC office in your country to obtain a list of authorized representatives and distributors. They will verify:

- Device availability
- Ordering information
- Product release schedule
- Availability of related technical literature
- Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

NEC Electronics Inc. (U.S.)

Santa Clara, California Tel: 408-588-6000 800-366-9782 Fax: 408-588-6130 800-729-9288

NEC Electronics (Europe) GmbH

Duesseldorf, Germany Tel: 0211-65 03 01 Fax: 0211-65 03 327

Sucursal en España

Madrid, Spain Tel: 091-504 27 87 Fax: 091-504 28 60

Succursale Française

Vélizy-Villacoublay, France Tel: 01-30-67 58 00 Fax: 01-30-67 58 99

Filiale Italiana

Milano, Italy Tel: 02-66 75 41 Fax: 02-66 75 42 99

Branch The Netherlands

Eindhoven, The Netherlands Tel: 040-244 58 45 Fax: 040-244 45 80

Branch Sweden

Taeby, Sweden
Tel: 08-63 80 820
Fax: 08-63 80 388

United Kingdom Branch

Milton Keynes, UK Tel: 01908-691-133 Fax: 01908-670-290

NEC Electronics Hong Kong Ltd.

Hong Kong Tel: 2886-9318 Fax: 2886-9022/9044

NEC Electronics Hong Kong Ltd.

Seoul Branch Seoul, Korea Tel: 02-528-0303 Fax: 02-528-4411

NEC Electronics Singapore Pte. Ltd.

Singapore

Tel: 65-6253-8311 Fax: 65-6250-3583

NEC Electronics Taiwan Ltd.

Taipei, Taiwan Tel: 02-2719-2377 Fax: 02-2719-5951

NEC do Brasil S.A.

Electron Devices Division Guarulhos, Brasil

Tel: 55-11-6465-6810 Fax: 55-11-6465-6829

Preface

Readers

This manual has been prepared for engineers who want to understand the functions of the μ PD780828A Subseries and design and develop its application systems and programs.

μPD780828A Subseries:

 $\begin{array}{l} \mu PD780824A(A),\ \mu PD780826A(A),\ \mu PD780828A(A),\ \mu PD780824A(A1),\ \mu PD780826A(A1),\ \mu PD780824A(A2),\ \mu PD780824A(A2),\ \mu PD780828A(A2) \end{array}$

Purpose

This manual is intended for users to understand the functions of the $\mu PD780828A$ Subseries.

Organization

The μ PD780828A subseries manual is separated into two parts: this manual and the instruction edition (common to the 78K/0 series).

μPD780828A Subseries This Manual 78K/0 series User's Manual Instruction

- Pin functions
- · Internal block functions
- Interrupt
- Other on-chip peripheral functions

- CPU functions
- · Instruction set
- Explanation of each instruction

How to Read This Manual

Before reading this manual, you should have general knowledge of electric and logic circuits and microcontrollers.

- When you want to use this manual as the manual for (A) products, (A1) products, and (A2) products:
 - \rightarrow Only the quality grade differs between (A), (A1) and (A2) products.

Read the part number as follows:

$$\begin{split} \mu PD780824A &\rightarrow \mu PD780824A(A), \ \mu PD780824A(A1), \ \mu PD780824A(A2) \\ \mu PD780826A &\rightarrow \mu PD780826A(A), \ \mu PD780826A(A1), \ \mu PD780826A(A2) \\ \mu PD780828A &\rightarrow \mu PD780828A(A), \ \mu PD780828A(A1), \ \mu PD780828A(A2) \\ \mu PD78F0828A &\rightarrow \mu PD78F0828A(A) \end{split}$$

- When you want to understand the function in general:
 - \rightarrow Read this manual in the order of the contents.
- How to interpret the register format:
 - → For the bit number enclosed in square, the bit name is defined as a reserved word in RA78K/0, and in CC78K/0 and defined in the header file of hte IAR compiler.
- To make sure the details of the registers when you know the register name.
 - \rightarrow Refer to Appendix C.

Related Documents

The related documents indicated in this publication may include preliminary versions. However, preliminary versions are not marked as such.

• Related documents for µPD780828A Subseries

Document name	Document No.		
Document name	Japanese	English	
μPD780828A Subseries User's Manual	Planned	U16387E	
78K/0 Series User's Manual-Instruction	IEU-849	U12326E	
78K/0 Series Instruction Table	U10903J	-	
78K/0 Series Instruction Set	U10904J	-	

• Related documents for development tools (User's Manuals)

Document name	Docum	Document No.	
Document name	Japanese	English	
RA78K Series Assembler Package	Operation	EEU-809	EEU-1399
KATON Selles Assembler Fackage	Language	EEU-815	EEU-1404
RA78K Series Structured Assembler Preproces	ssor	EEU-817	EEU-1402
CC78K Series C Compiler	Operation	EEU-656	EEU-1280
CC/or Series C Compiler	Language	EEU-655	EEU-1284
CC78K/0 C Compiler	Operation	U11517J	-
CC76NV0 C Compiler	Language	U11518J	-
CC78K/0 C Compiler Application Note	Programming Note	EEA-618	EEA-1208
CC78K Series Library Source File		EEU-777	-
IE-78K0-NS-A		U14889J	U14889E
IE-78K0-NS-P04		-	U13357E
IE-780828-NS-EM4		Planned	013337E
NP-80GC-TQ		-	-
SM78K0 System Simulator Windows™ Base	Reference	U15373J	U15373E
SM78K0 Series System Simulator	External part user open Interface	U15802J	U15802E
ID78K0-NS Integrated Debugger Windows Base	Guide	U15185J	U15185E

Preface

• Related documents for embedded software (User's Manual)

Document name		Document No.	
Document	Document name		English
	Basics	U11537J	-
78K/0 Series Real-Time OS	Installation	U11536J	-
	Technical	U11538J	-
78K/0 Series OS MX78K0 Basics		EEU-5010	-
Fuzzy Knowledge Data Creation Tool		EEU-829	EEU1438
78K/0, 78K/II, 87AD Series Fuzzy Infe tem-Translator	EEU-862	EEU-1444	
78K/0 Series Fuzzy Inference Development Support System- Fuzzy Inference Module		EEU-858	EEU-1441
78K/0 Series Fuzzy Inference Development Support System- Fuzzy Inference Debugger		EEU-921	EEU-1458

• Other Documents

Document name	Document No.	
Document name	Japanese	English
IC Package Manual	C10943X	-
Semiconductor Device Mounting Technology Manual	C10535J	C10535E
Quality Grade on NEC Semiconductor Devices	C11531J	C11531E
Reliability Quality Control on NEC Semiconductor Devices	C10983J	C10983E
Electric Static Discharge (ESD) Test	MEM-539	-
Semiconductor Devices Quality Assurance Guide	MEI-603	MEI-1202
Microcontroller Related Product Guide - Third Party Manufacturers	U11416J	-

Caution: The above documents are subject to change without prior notice. Be sure to use the latest version document when starting design.

Preface

Legend Symbols and notation are used as follows:

Weight in data notation: Left is high-order column, right is low order column

Active low notation : \overline{xxx} (pin or signal name is over-scored) or

/xxx (slash before signal name)

Memory map address: : High order at high stage and low order at low stage

Note : Explanation of (Note) in the text

Caution : Item deserving extra attention

Remark : Supplementary explanation to the text

 $\mbox{Numeric notation} \qquad : \mbox{ Binary} \ldots \mbox{xxxx or xxxB}$

Decimal . . . xxxx

Hexadecimal . . . xxxxH or 0x xxxx

Prefixes representing powers of 2 (address space, memory capacity)

 $K \text{ (kilo)} : 2^{10} = 1024$

M (mega) : $2^{20} = 1024^2 = 1,048,576$ G (giga) : $2^{30} = 1024^3 = 1,073,741,824$

Table of Contents

	Pi	reface	. 5
O I 4	4 0	(II	٥.
Chapte		utline (µPD780828A Subseries)	
1.		atures	
1.	• •	plication	
1.		dering Information	
1.		ality Grade	
1.	-	Configuration (Top View)	
1.		(/0 Series Expansion	
1.		ock Diagram	
1.		erview of Functions	
1.	יווט פ	ferences between Flash and Mask ROM version	. 33
Chanta	. 2 Di	in Function (μPD780828A Subseries)	25
Chapte 2.	IZ FI	Function List	35
2. 2.		n-Port Pins	
2. 2.		scription of Pin Functions	
2.			
	2.3.1 2.3.2	P00 to P03 (Port 0)	
	2.3.2		
	2.3.3		
	2.3.4		
		` ,	
	2.3.6 2.3.7	` ,	
	2.3.7		
	2.3.8		
		` ,	
	2.3.1 2.3.1		
	2.3.1		
	2.3.1		
	2.3.1		
	2.3.1		
	2.3.1	DD INEL	. 4ა "ა
	2.3.1	<u> </u>	
	2.3.1		
	2.3.1		
	2.3.1		
	2.3.2	33	
	2.3.2		
	2.3.2	_	. 44 . 11
2.	2.3.2	4 IC (Mask ROM version only)	
2.	4 [111	Wo circuits and Neconiniended Connection of Ondsed Fins	. 45
Chapte	r3 C	PU Architecture	51
3.		mory Space	
Ů.	3.1.1	Internal program memory space	
	3.1.2	, ,	
	3.1.3		
	3.1.4		
3.		ocessor Registers	
J.	3.2.1	Control registers	
	3.2.2		
	3.2.2		
3.		truction Address Addressing	
J.	3.3.1	Relative addressing	
	0.0.1	realite additioning	

	3.3.2	2 Immediate addressing	71
	3.3.3	Table indirect addressing	72
		5	
	3.3.4		
3.	4 Or	perand Address Addressing	74
	3.4.	1 Implied addressing	74
	3.4.2		
	_	-9 9	
	3.4.3	5	/6
	3.4.4	4 Short direct addressing	77
	3.4.5		
		. , ,	
	3.4.6	5	
	3.4.7	7 Based addressing	80
	3.4.8	Based indexed addressing	81
	3.4.9	g and the state of	
	5.4.3	Stack addressing	02
_			
Chapte	er4 F	Port Functions	83
4	1 Pc	ort Functions	83
4.		ort Configuration	
4.		_	
	4.2.	1 Port 0	87
	4.2.2	2 Port 1	88
	4.2.3		
	4.2.4		
	4.2.5	5 Port 4	91
	4.2.6	6 Port 5	92
	4.2.		
	4.2.8		
	4.2.9	9 Port 9	95
4.	.3 Pc	ort Function Control Registers	96
4.		ort Function Operations	
٠.		•	
	4.4.	3	
	4.4.2	Reading from input/output port	100
	4.4.3	Operations on input/output port	
	4.4.3	Operations on input/output port	
Chanta			101
Chapte	er 5 C	Clock Generator	101 103
Chapte 5.	er 5 C	Clock Generator	101 103
•	er 5 C	Clock Generator	101 103
5. 5.	er 5 (1 Cl 2 Cl	Clock Generator	101 103 103
5. 5. 5.	er 5 C 1 CI 2 CI 3 CI	Clock Generator	101 103 103 104
5. 5.	er 5 C 1 Cl 2 Cl 3 Cl 4 Sy	Clock Generator ock Generator Functions ock Generator Configuration ock Generator Control Register vstem Clock Oscillator	101 103 103 104
5. 5. 5.	er 5 C 1 CI 2 CI 3 CI	Clock Generator ock Generator Functions ock Generator Configuration ock Generator Control Register stem Clock Oscillator	101 103 103 104
5. 5. 5.	er 5 (1 CI 2 CI 3 CI 4 Sy 5.4.	Clock Generator ock Generator Functions ock Generator Configuration ock Generator Control Register vstem Clock Oscillator	101 103 103 104 105
5. 5. 5. 5.	er 5 C 1 Cl 2 Cl 3 Cl 4 Sy 5.4.7	Clock Generator ock Generator Functions ock Generator Configuration ock Generator Control Register vistem Clock Oscillator Main system clock oscillator ock Generator Operations	101 103 103 104 105 105
5. 5. 5.	er 5 C 1 Cl 2 Cl 3 Cl 4 Sy 5.4.7 5 Cl 6 Cl	Clock Generator ock Generator Functions ock Generator Configuration ock Generator Control Register vstem Clock Oscillator Main system clock oscillator ock Generator Operations nanging System Clock and CPU Clock Settings	101 103 103 104 105 105 109
5. 5. 5. 5.	er 5 C 1 Cl 2 Cl 3 Cl 4 Sy 5.4.7 5 Cl 6 Ch	Clock Generator ock Generator Functions ock Generator Configuration ock Generator Control Register vstem Clock Oscillator Main system clock oscillator ock Generator Operations nanging System Clock and CPU Clock Settings Time required for switchover between system clock and CPU clock	101103103104105105109
5. 5. 5. 5.	er 5 C 1 Cl 2 Cl 3 Cl 4 Sy 5.4.7 5 Cl 6 Cl	Clock Generator ock Generator Functions ock Generator Configuration ock Generator Control Register vstem Clock Oscillator Main system clock oscillator ock Generator Operations nanging System Clock and CPU Clock Settings Time required for switchover between system clock and CPU clock	101103103104105105109
5. 5. 5. 5.	er 5 C 1 Cl 2 Cl 3 Cl 4 Sy 5.4.7 5 Cl 6 Ch	Clock Generator ock Generator Functions ock Generator Configuration ock Generator Control Register vstem Clock Oscillator Main system clock oscillator ock Generator Operations nanging System Clock and CPU Clock Settings Time required for switchover between system clock and CPU clock	101103103104105105109
5. 5. 5. 5. 5.	er 5 C 1 Cl 2 Cl 3 Cl 4 Sy 5.4.7 5 Cl 6 Ch 5.6.2	Clock Generator ock Generator Functions ock Generator Configuration ock Generator Control Register vstem Clock Oscillator Main system clock oscillator ock Generator Operations nanging System Clock and CPU Clock Settings Time required for switchover between system clock and CPU clock System clock and CPU clock switching procedure	101103103104105105110
5. 5. 5. 5. 5. Chapte	er 5 C 1 Cl 2 Cl 3 Cl 4 Sy 5.4.7 5 Cl 6 Ch 5.6.2	Clock Generator ock Generator Functions ock Generator Configuration ock Generator Control Register vstem Clock Oscillator Main system clock oscillator ock Generator Operations nanging System Clock and CPU Clock Settings Time required for switchover between system clock and CPU clock System clock and CPU clock switching procedure 6-Bit Timer 2	101103103104105105110111
5. 5. 5. 5. 5. Chapte	er 5 C 1 Cl 2 Cl 3 Cl 4 Sy 5.4.7 5 Cl 6 Ch 5.6.2 er 6 1	Clock Generator ock Generator Functions ock Generator Configuration ock Generator Control Register vstem Clock Oscillator Main system clock oscillator ock Generator Operations nanging System Clock and CPU Clock Settings Time required for switchover between system clock and CPU clock System clock and CPU clock switching procedure 6-Bit Timer 2 6-Bit Timer 2 Functions	101103103104105105110111113
5. 5. 5. 5. 5. Chapte	er 5 C 1 Cl 2 Cl 3 Cl 4 Sy 5.4.7 5 Cl 6 Cr 5.6.2 er 6 1 1 16 2 16	Clock Generator ock Generator Functions ock Generator Configuration. ock Generator Control Register vstem Clock Oscillator Main system clock oscillator ock Generator Operations nanging System Clock and CPU Clock Settings Time required for switchover between system clock and CPU clock System clock and CPU clock switching procedure. 6-Bit Timer 2 -Bit Timer 2 Configuration.	101103103104105105110111113
5. 5. 5. 5. 5. Chapte 6.	er 5 C 1 Cl 2 Cl 3 Cl 4 Sy 5.4.7 5 Cl 6 Cr 5.6.2 er 6 1 1 16 2 16	Clock Generator ock Generator Functions ock Generator Configuration. ock Generator Control Register vstem Clock Oscillator Main system clock oscillator ock Generator Operations nanging System Clock and CPU Clock Settings Time required for switchover between system clock and CPU clock System clock and CPU clock switching procedure. 6-Bit Timer 2 -Bit Timer 2 Configuration.	101103103104105105110111113
5. 5. 5. 5. Chapte 6. 6.	er 5 C 1 Cl 2 Cl 3 Cl 4 Sy 5.4.7 5.6.2 5.6.2 er 6 1 1 16 2 16 3 16	Clock Generator ock Generator Functions ock Generator Configuration ock Generator Control Register vstem Clock Oscillator 1 Main system clock oscillator ock Generator Operations nanging System Clock and CPU Clock Settings 1 Time required for switchover between system clock and CPU clock 2 System clock and CPU clock switching procedure 6-Bit Timer 2 -Bit Timer 2 Functions -Bit Timer 2 Configuration -Bit Timer 2 Control Registers	101103103104105105110111113114116
5. 5. 5. 5. 5. Chapte 6.	er 5 C 1 Cl 2 Cl 3 Cl 4 Sy 5.4.7 5 Cl 5.6.2 5.6.2 er 6 1 1 16 2 16 3 16 4 16	Clock Generator ock Generator Functions ock Generator Configuration ock Generator Control Register vstem Clock Oscillator 1 Main system clock oscillator ock Generator Operations nanging System Clock and CPU Clock Settings 1 Time required for switchover between system clock and CPU clock 2 System clock and CPU clock switching procedure 6-Bit Timer 2 -Bit Timer 2 Functions -Bit Timer 2 Configuration -Bit Timer 2 Control Registers -Bit Timer 2 Operations	101103103104105105110111113114116119
5. 5. 5. 5. Chapte 6. 6.	er 5 Cl 2 Cl 3 Cl 4 Sy 5.4. 5 Cl 5.6. 5.6. 2 16 3 16 4 16 6.4.	Clock Generator ock Generator Functions ock Generator Configuration. ock Generator Control Register vstem Clock Oscillator 1 Main system clock oscillator ock Generator Operations nanging System Clock and CPU Clock Settings 1 Time required for switchover between system clock and CPU clock 2 System clock and CPU clock switching procedure. 6-Bit Timer 2 -Bit Timer 2 Functions -Bit Timer 2 Configuration -Bit Timer 2 Control Registers -Bit Timer 2 Operations 1 Pulse width measurement operations.	101103103104105105110111114114116119
5. 5. 5. 5. Chapte 6. 6.	er 5 Cl 2 Cl 3 Cl 4 Sy 5.4. 5 Cl 5.6. 5.6. 2 16 3 16 4 16 6.4.	Clock Generator ock Generator Functions ock Generator Configuration ock Generator Control Register vstem Clock Oscillator 1 Main system clock oscillator ock Generator Operations nanging System Clock and CPU Clock Settings 1 Time required for switchover between system clock and CPU clock 2 System clock and CPU clock switching procedure 6-Bit Timer 2 -Bit Timer 2 Functions -Bit Timer 2 Configuration -Bit Timer 2 Control Registers -Bit Timer 2 Operations	101103103104105105110111114114116119
5. 5. 5. 5. Chapte 6. 6.	er 5 Cl 2 Cl 3 Cl 4 Sy 5.4. 5 Cl 5.6. 5.6. 2 16 3 16 4 16 6.4.	Clock Generator ock Generator Functions ock Generator Configuration. ock Generator Control Register vstem Clock Oscillator 1 Main system clock oscillator ock Generator Operations nanging System Clock and CPU Clock Settings 1 Time required for switchover between system clock and CPU clock 2 System clock and CPU clock switching procedure. 6-Bit Timer 2 -Bit Timer 2 Functions -Bit Timer 2 Configuration -Bit Timer 2 Control Registers -Bit Timer 2 Operations 1 Pulse width measurement operations.	101103103104105105110111114114116119
5. 5. 5. 5. Chapte 6. 6. 6.	er 5 C 1 Cl 2 Cl 3 Cl 4 Sy 5.4.7 5 Cl 6 Ch 5.6.2 1 16 2 16 3 16 4 16 6.4.7	Clock Generator ock Generator Functions ock Generator Configuration. ock Generator Control Register vstem Clock Oscillator 1 Main system clock oscillator ock Generator Operations nanging System Clock and CPU Clock Settings 1 Time required for switchover between system clock and CPU clock 2 System clock and CPU clock switching procedure. 6-Bit Timer 2 -Bit Timer 2 Functions -Bit Timer 2 Configuration -Bit Timer 2 Control Registers -Bit Timer 2 Operations 1 Pulse width measurement operations -Bit Timer 2 Precautions	101103103104105105110111113114116119119
5. 5. 5. 5. 5. Chapte 6. 6. 6. 6.	er 5 C 1 Cl 2 Cl 3 Cl 4 Sy 5.4.7 5 Cl 5.6.2 er 6 1 1 16 2 16 3 16 4 16 4 16 5 16	Clock Generator Functions ock Generator Configuration. ock Generator Control Register vstem Clock Oscillator Main system clock oscillator ock Generator Operations nanging System Clock and CPU Clock Settings Time required for switchover between system clock and CPU clock System clock and CPU clock switching procedure. 6-Bit Timer 2 -Bit Timer 2 Functions -Bit Timer 2 Configuration -Bit Timer 2 Control Registers -Bit Timer 2 Operations Pulse width measurement operationsBit Timer 2 Precautions -Bit Timer 2 Precautions -Bit Timer 2 Precautions	101103103104105105110111113114116119119
5. 5. 5. 5. Chapte 6. 6. 6.	er 5 Ci 1 Ci 2 Ci 3 Ci 4 Sy 5.4. 5 Ci 5.6. 5.6. 2 16 3 16 4 16 6.4. 5 16	Clock Generator ock Generator Functions ock Generator Configuration ock Generator Control Register //stem Clock Oscillator 1 Main system clock oscillator ock Generator Operations nanging System Clock and CPU Clock Settings 1 Time required for switchover between system clock and CPU clock 2 System clock and CPU clock switching procedure 6-Bit Timer 2 -Bit Timer 2 Functions -Bit Timer 2 Configuration -Bit Timer 2 Operations 1 Pulse width measurement operations 1-Bit Timer 2 Precautions 3-Bit Timer/Event Counters 50 and 51 Bit Timer/Event Counters 50 and 51 Functions	101103103104105105110111113114116119123
5. 5. 5. 5. 5. Chapte 6. 6. 6. 6.	er 5 C 1 Cl 2 Cl 3 Cl 4 Sy 5.4.7 5 Cl 5.6.2 er 6 1 1 16 2 16 3 16 4 16 4 16 5 16	Clock Generator ock Generator Functions ock Generator Configuration ock Generator Control Register vstem Clock Oscillator 1 Main system clock oscillator ock Generator Operations nanging System Clock and CPU Clock Settings 1 Time required for switchover between system clock and CPU clock System clock and CPU clock switching procedure. 6-Bit Timer 2 -Bit Timer 2 Functions -Bit Timer 2 Configuration -Bit Timer 2 Operations 1 Pulse width measurement operations 1-Bit Timer 2 Precautions 1-Bit Timer 2 Precautions 1-Bit Timer 2 Precautions 1-Bit Timer/Event Counters 50 and 51 Bit Timer/Event Counters 50 and 51 Functions	101103103104105105110111113114116119123
5. 5. 5. 5. 5. Chapte 6. 6. 6. 6.	er 5 Ci 1 Ci 2 Ci 3 Ci 4 Sy 5.4. 5 Ci 5.6. 5.6. 2 16 3 16 4 16 6.4. 5 16	Clock Generator ock Generator Functions ock Generator Configuration. ock Generator Control Register vistem Clock Oscillator 1 Main system clock oscillator ock Generator Operations nanging System Clock and CPU Clock Settings 1 Time required for switchover between system clock and CPU clock System clock and CPU clock switching procedure. 6-Bit Timer 2 -Bit Timer 2 Functions -Bit Timer 2 Configuration -Bit Timer 2 Operations 1 Pulse width measurement operations -Bit Timer 2 Precautions -Bit Timer 2 Precautions -Bit Timer 2 Precautions -Bit Timer/Event Counters 50 and 51 Bit Timer/Event Counters 50 and 51 Functions 1 8-bit operation modes	101103103105105110111113114116119123
5. 5. 5. 5. 5. 6. 6. 6. Chapte	er 5 Ci 1 Cl 2 Cl 3 Cl 4 Sy 5.4. 5 Cl 5.6. 5.6. 2 16 3 16 4 16 6.4. 5 16 7.1. 7.1.2	Clock Generator ock Generator Functions ock Generator Configuration. ock Generator Control Register vstem Clock Oscillator Main system clock oscillator ock Generator Operations nanging System Clock and CPU Clock Settings Time required for switchover between system clock and CPU clock System clock and CPU clock switching procedure. 6-Bit Timer 2 -Bit Timer 2 Functions -Bit Timer 2 Configuration -Bit Timer 2 Control Registers -Bit Timer 2 Operations Pulse width measurement operations -Bit Timer 2 Precautions B-Bit Timer/Event Counters 50 and 51 Bit Timer/Event Counters 50 and 51 Functions 8-bit operation modes 1 8-bit operation modes 1 16-bit operation modes	101103103104105105110111113114116119119123
5. 5. 5. 5. 5. 6. 6. 6. 6. Chapte	er 5 C 1 Cl 2 Cl 3 Cl 4 Sy 5.4.7 5 Cl 6 Ch 5.6.2 1 16 2 16 3 16 4 16 4 6.4.7 5 16 7.1.2 2 8-1	Clock Generator ock Generator Functions ock Generator Configuration. ock Generator Control Register vstem Clock Oscillator Main system clock oscillator ock Generator Operations nanging System Clock and CPU Clock Settings Time required for switchover between system clock and CPU clock System clock and CPU clock switching procedure 6-Bit Timer 2 -Bit Timer 2 -Bit Timer 2 ConfigurationBit Timer 2 Control Registers -Bit Timer 2 Operations Pulse width measurement operations -Bit Timer 2 Precautions 3-Bit Timer/Event Counters 50 and 51 Bit Timer/Event Counters 50 and 51 Functions 1 8-bit operation modes 2 16-bit operation modes Bit Timer/Event Counters 50 and 51 Configurations	101103103105105110111113114116119123125126128
5. 5. 5. 5. 5. 6. 6. 6. Chapte	er 5 Ci 1 Ci 2 Ci 3 Ci 4 Sy 5.4.7 5 Ci 6 Ci 5.6.2 1 16 2 16 3 16 4 16 4 16 5 16 7.1.7 7.1.2 2 8-1 3 8-1	Clock Generator ock Generator Functions ock Generator Configuration. ock Generator Control Register vstem Clock Oscillator Main system clock oscillator ock Generator Operations nanging System Clock and CPU Clock Settings Time required for switchover between system clock and CPU clock System clock and CPU clock switching procedure. 6-Bit Timer 2 -Bit Timer 2 Functions -Bit Timer 2 Configuration -Bit Timer 2 Control Registers -Bit Timer 2 Operations Pulse width measurement operations -Bit Timer 2 Precautions B-Bit Timer/Event Counters 50 and 51 Bit Timer/Event Counters 50 and 51 Functions 8-bit operation modes 1 8-bit operation modes 1 16-bit operation modes	101103103104105105110111113114119119123126128128129132

	7.4.1	Interval timer operations	138
	7.4.2	External event counter operation	143
	7.4.3	Square-wave output	144
	7.4.4	PWM output operations	146
7.		tion as interval timer (16-bit operation)	
7.0	6 Cautio	ns on 8-Bit Timer/Event Counters 50 and 51	153
Chapte	r 8 8-Bit	Timer 52	155
8.	1 8-Bit T	imer 52 Functions	155
8.2	2 8-Bit T	imer 52 Configurations	155
8.3		imer 52 Control Registers	
8.4	4 8-Bit T	imer 52 Operations	159
	8.4.1	Interval timer operations	
		'	
Chapte	r 9 Watc	h Timer	163
9.		Timer Functions	
9.2		Timer Configuration	
9.:		Timer Mode Register (WTM)	
9.4		Timer Operations	
٠.	9.4.1	Watch timer operation	
	9.4.2	Interval timer operation	
	0		
Chante	r 10 Watc	hdog Timer	169
10		dog Timer Functions	
10		dog Timer Configuration	
10		dog Timer Configuration	
_		dog Timer Operations	
10	10.4.1	Watchdog timer operation	
	10.4.1	Interval timer operation	
	10.4.2	interval timer operation	173
Chanto	r 11 Clock	k Output Control Circuit	177
•		Output Control Circuit Functions	
		Output Control Circuit Configuration	
		Output Function Control Registers	
	.5 CIOCK	Output I unction Control Neglisters	173
Chanto	r 12 A/D (Converter	191
•		onverter Functions	
		onverter Configuration	
		onverter Configuration	
		onverter Operations	
12	12.4.1	Basic Operations of A/D Converter	
	12.4.1	Input voltage and conversion results	
	12.4.3	A/D converter operation mode	
12		onverter Precautions	
		ns on Emulation	
12	o Caulio 12.6.1	D/A converter mode register (DAM0)	
	12.0.1	DIA converter mode register (DAMO)	130
Chanto	r 13 Soria	ıl Interface SIO30	107
Chapte 13		Functions	
13			
_		Configuration	
13 13		SFRs (Special Function Registers)	
_		Interface Control Register	
13		Interface Operations	
	13.5.1	Operation stop mode	
	13.5.2	Three-wire serial I/O mode	201
Charte	, 11 C!-	ıl Interface SIO31	205
	r 14 Seria		205

	14.2		Configuration	
	14.3	List of	SFRs (Special Function Registers)	207
	14.4		nterface Control Register	
	14.5	Serial I	nterface Operations	210
		14.5.1	Operation stop mode	210
		14.5.2	Three-wire serial I/O mode	211
		14.5.3	Two-wire serial I/O mode	
Char	ter 1	5 Seria	I Interface Channel UART	217
٦	15.1		Functions	
	15.2		Configuration	
	15.3		SFRS (Special Function Registers)	
	15.4		nterface Control Registers	
	15.5		nterface Operations	
	10.0	15.5.1	Operation stop mode	
		15.5.2	Asynchronous serial interface (UART) mode	
	15.6		or of UART during Standby of the Controller	
	13.0	Dellavi	of of OAIX1 during Standby of the Controller	230
Char	tor 1	IS CAN	Controller	20
Cnap			rotocol	
	16.1			
		16.1.1	Protocol Mode Function	
		16.1.2	Message Format	
		16.1.3	Data Frame / Remote Frame	
		16.1.4	Description of each field	
		16.1.5	Error Frame	
		16.1.6	Overload Frame	
	16.2		on	
		16.2.1	Arbitration	
		16.2.2	Bit Stuffing	
		16.2.3	Multi Master	
		16.2.4	Multi Cast	
		16.2.5	Sleep Mode/Stop Function	
		16.2.6	Error Control Function	
		16.2.7	Baud Rate Control Function	
		16.2.8	State Shift Chart	
			Description	
	16.4	Connec	ction with Target System	262
	16.5	CAN C	ontroller Configuration	262
	16.6	Special	I Function Register for CAN-module	263
	16.7	Messag	ge and Buffer Configuration	264
	16.8	Transr	nit Buffer Structure	265
	16.9	Transm	nit Message Format	265
	16.1	0 Receive	e Buffer Structure	269
	16.1	1 Receive	e Message Format	270
			unction	
	16.1	3 Operati	ion of the CAN Controller	280
		16.13.1	CAN control register (CANC)	280
		16.13.2	DCAN Error Status Register	
		16.13.3	CAN Transmit Error Counter	
		16.13.4	CAN Receive Error Counter	
		16.13.5	Message Count Register	
	16.1		te Generation	
			on Control	
	. 5.1	16.15.1	Transmit Control	
		16.15.2	Receive Control	
		16.15.3	Mask Control	
		16.15.4	Special Functions	
	16 1		of Information	

	16.16.1	Interrupt Vectors	304
	16.16.2	Transmit Interrupt	304
	16.16.3	Receive Interrupt	304
	16.16.4	Error Interrupt	
	16.17 Influen	ice of the standby Function of the CAN Controller	
	16.17.1	CPU Halt Mode	
	16.17.2	CPU Stop Mode	
	16.17.3	DCAN Sleep Mode	
	16.17.4	DCAN Stop Mode	
		onal Description by Flowcharts	
	16.18.1	Initialization	
	16.18.2	Transmit Preparation	
	16.18.3	Abort Transmit	
	16.18.4	Handling by the DCAN	
	16.18.5	Receive Event Oriented	
	16.18.6	Receive Task Oriented	314
Chap		Controller / Driver	
		ontroller/Driver Functions	
		ontroller/Driver Configuration	
		ontroller/Driver Control Registers	
		ontroller/Driver Settings	
		isplay Data Memory	
		on Signals and Segment Signals	
	17.7 Supply	ving LCD Drive Voltage V _{LC0} , V _{LC1} , and V _{LC2}	322
		y Mode	
	17.8.1	4-time-division display example	
		ns on Emulation	
	17.9.1	LCD timer control register (LCDTM)	327
Ch au	-t 10 Carr	od Compretor	220
Cnap		nd Generator	
		Generator Function	
		Generator Configuration	
		Generator Control Registers	
		Generator Operations	
	18.4.1	To output basic cycle signal SGOF (without amplitude)	
	18.4.2	To output basic cycle signal SGO (with amplitude)	336
Ch au	-1 10 M-1-	r Cantrallar / Driver	227
Cnap		r Controller / Driver	
		Controller/Driver Functions	
		Controller/Driver Configuration	
		Controller/Driver Control Registers	
		Controller/Driver Operations	
	19.4.1	Basic operation of free-running up counter (SMCNT)	
	19.4.2	Update of PWM data	
	19.4.3	PWM output operation (output with 1 clock shifted)	
	19.4.4	PWW output operation (output with 1 clock shifted)	
Char	ntor 20 Intor	rupt Functions	251
Ullap		•	
		pt Function Types	
		pt Sources and Configuration	
		pt Function Control Registers	
	20.4 Interru 20.4.1	pt Servicing Operations	
	20.4.1	Non-maskable interrupt request acknowledge operation	
	20.4.2	Maskable interrupt request acknowledge operation Software interrupt request acknowledge operation	
	20.4.3	, ,	
	20.4.4 20.4.5	Multiple interrupt servicing	370
	70.40	UNELLUM TERMEST TESELVE	3/1

Chapter 21 Stan	ndby Function	373
21.1 Stand	by Function and Configuration	373
21.1.1	Standby function	
21.1.2	Standby function control register	
21.2 Stand	by Function Operations	
21.2.1	HALT mode	
21.2.2	STOP mode	
Chapter 22 Reso	et Function	381
22.1 Reset	Function	381
Chapter 23 µPD	78F0828A and Memory Definition	387
23.1 Memo	ory Size Switching Register (IMS)	388
23.2 Intern	al Expansion RAM Size Switching Register	389
23.3 Self-P	rogramming and Oscillation Control Register	390
23.4 Flash	memory programming with flash programmer	
23.4.1	Selection of transmission method	
23.4.2	Initialization of the programming mode	391
23.4.3	Flash memory programming function	392
23.4.4	Flash programmer connection	393
23.4.5	Flash programming precautions	394
23.5 Flash	Self-Programming Control	395
23.5.1	Flash Self-Programming Mode Control Register	395
Chapter 24 Instr	ruction Set	397
24.1 Legen	nds Used in Operation List	397
24.1.1	Operand identifiers and description methods	397
24.1.2	Description of "operation" column	398
24.2 Opera	tion List	399
24.3 Instru	ctions Listed by Addressing Type	407
	trical Specifications	
	ute Maximum Ratings	
	citance	
	System Clock Oscillation Circuit Characteristics	
	naracteristics	
	naracteristics	432
25.5.1	Basic Operation	
25.5.2	Serial Interface	
25.5.3	Sound Generator Characteristics	
25.5.4	Meter Controller / Driver Characteristics	443
25.5.5	A/D Converter Characteristics	
25.5.6	Data Memory Stop Mode Low Supply Voltage Data Retention Charact	eristics 447
25.5.7	Flash Memory Programming Characteristics: µPD78F0828A(A)	450
Chapter 26 Pacl	kage Drawing	453
Chapter 27 Reco	ommended Soldering Conditions	455
-	-	
Appendix A Deve	elopment Tools	457
• •	•	
Annendix R Fmh	oedded Software	463
Appliant D Fills	,	
A 10 10 20 20 20 20 20 20 20 20 20 20 20 20 20		105
Appendix C inde	ex	465
Appendix D Revi	ision History	469

List of Figures

Figure 1-1:	Pin Configuration	27
Figure 1-2:	78K/0 Series Expansion	29
Figure 1-3:	Block Diagram	31
Figure 2-1:	Connection of IC Pins	44
Figure 2-2:	Pin Input/Output Circuits (1/3)	47
Figure 3-1:	Memory Map of the μPD780824A	51
Figure 3-2:	Memory Map of the μPD780826A	52
Figure 3-3:	Memory Map of the μPD780828A	53
Figure 3-4:	Memory Map of the µPD78F0828A	
Figure 3-5:	Data Memory Addressing of µPD780824A	58
Figure 3-6:	Data Memory Addressing of µPD780826A	
Figure 3-7:	Data Memory Addressing of µPD780828A	60
Figure 3-8:	Data Memory Addressing of µPD78F0828A	61
Figure 3-9:	Program Counter Configuration	62
Figure 3-10:	Program Status Word Configuration	
Figure 3-11:	Stack Pointer Configuration	
Figure 3-12:	Data to be Saved to Stack Memory	
Figure 3-13:	Data to be Reset to Stack Memory	
Figure 3-14:	General Register Configuration	65
Figure 3-15:	Relative Addressing	
Figure 3-16:	Immediate Addressing	
Figure 3-17:	Table Indirect Addressing	
Figure 3-18:	Register Addressing	
Figure 3-19:	Register Addressing	
Figure 3-20:	Direct addressing	
Figure 3-21:	Short direct addressing	
Figure 3-22:	Special-Function Register (SFR) Addressing	
Figure 3-23:	Register indirect addressing	
Figure 3-24:	Based addressing description example	
Figure 3-25:	Based indexed addressing description example	
Figure 3-26:	Stack addressing description example	
Figure 4-1:	Port Types	
Figure 4-2:	P00 to P03 Configurations	
Figure 4-3:	P10 to P14 Configurations	
Figure 4-4:	P20 to P27 Configurations	
Figure 4-5:	P34 to P37 Configurations	
Figure 4-6:	P40 to P47 Configurations	
Figure 4-7:	P50 to P57 Configurations	
Figure 4-8:	P60 to P65 Configurations	
Figure 4-9:	P80 to P87 Configurations	
Figure 4-10:	P90 to P97 Configurations	
Figure 4-11:	Port Mode Register Format	
Figure 4-12:	Pull-Up Resistor Option Register (PUm) Format	
Figure 4-13:	Port Function Register (PF3, PF4, PF8 and PF9) Format	
Figure 5-1:	Block Diagram of Clock Generator	
Figure 5-2:	Processor Clock Control Register Format	
Figure 5-3:	External Circuit of Main System Clock Oscillator	
Figure 5-4:	Examples of Oscillator with Bad Connection (1/3)	
Figure 5-5:	System Clock and CPU Clock Switching	
Figure 6-1:	Timer 2 (TM2) Block Diagram	
Figure 6-2:	16-Bit Timer Mode Control Register (TMC2) Format	
Figure 6-3:	Capture Pulse Control Register (CRC2) Format	
Figure 6-4:	Prescaler Mode Register (PRM2) Format	
Figure 6-5:	Configuration Diagram for Pulse Width Measurement	
9 0 0.	by Using the Free Running Counter	119
	, , , ,	

Figure 6-6:	Timing of Pulse Width Measurement Operation by Using the Free Running Counter and One Capture Register (with Both Edges Specified)	. 120
Figure 6-7:	CR2m Capture Operation with Rising Edge Specified	
Figure 6-8:	Timing of Pulse Width Measurement Operation by Free Running Counter	
Ü	(with Both Edges Specified)	. 122
Figure 6-9:	16-Bit Timer Register Start Timing	
Figure 6-10:	Capture Register Data Retention Timing	
Figure 7-1:	8-Bit Timer/Event Counter 50 Block Diagram	
Figure 7-2:	8-Bit Timer/Event Counter 51 Block Diagram	
Figure 7-3:	Block Diagram of 8-Bit Timer/Event Counters 50 and 51 Output Control Circuit	
Figure 7-4:	Timer Clock Select Register 50 Format	
Figure 7-5:	Timer Clock Select Register 51 Format	
Figure 7-6:	8-Bit Timer Mode Control Register 50 Format	
Figure 7-7:	8-Bit Timer Mode Control Register 51 Format (1/2)	
Figure 7-8:	Port Mode Register 3 Format	
Figure 7-9:	Port Mode Register 9 Format	
Figure 7-10:	8-Bit Timer Mode Control Register Settings for Interval Timer Operation	
Figure 7-11:	Interval Timer Operation Timings (1/3)	
Figure 7-12:	8-Bit Timer Mode Control Register Setting for External Event Counter Operation	
Figure 7-13:	External Event Counter Operation Timings (with Rising Edge Specified)	
Figure 7-14:	8-Bit Timer Mode Control Register Settings for Square-Wave Output Operation	
Figure 7-15:	Square-wave Output Operation Timing	
Figure 7-16:	8-Bit Timer Control Register Settings for PWM Output Operation	
Figure 7-17:	PWM Output Operation Timing (Active high setting)	
Figure 7-18:	PWM Output Operation Timings (CRn0 = 00H, active high setting)	
Figure 7-19:	PWM Output Operation Timings (CRn = FFH, active high setting)	
Figure 7-20:	PWM Output Operation Timings (CRn changing, active high setting)	
Figure 7-21:	8-Bit Timer Mode Control Register Settings for 16-Bit Interval Timer Operation	
Figure 7-21:	16-Bit Resolution Cascade Mode (with TM50 and TM51)	
Figure 7-23:	8-bit Timer Registers 50 and 51 Start Timings	
Figure 7-24:	External Event Counter Operation Timings	
Figure 7-25:	Timings after Compare Register Change during Timer Count Operation	
Figure 8-1:	8-Bit Timer/Event Counter 52 Block Diagram	
Figure 8-2:	Timer Clock Select Register 52 Format	
Figure 8-3:	8-Bit Timer Output Control Register Format	
Figure 8-4:	8-Bit Timer Mode Control Register Settings for Interval Timer Operation	
Figure 8-5:	Interval Timer Operation Timings (1/3)	
Figure 9-1:	Block Diagram of Watch Timer	163
Figure 9-1:	Watch Timer Mode Control Register (WTM) Format (1/2)	
Figure 9-2:	Operation Timing of Watch Timer/Interval Timer	
Figure 10-1:	Watchdog Timer Block Diagram	
Figure 10-1:	Timer Clock Select Register 2 Format	
Figure 10-3:	Watchdog Timer Mode Register Format	
Figure 11-1:	Remote Controlled Output Application Example	
Figure 11-2:	Clock Output Control Circuit Block Diagram	
Figure 11-3:	Timer Clock Select Register 0 Format	
Figure 11-4:	Port Mode Register 6 Format	
Figure 11-4.	A/D Converter Block Diagram	
Figure 12-1:	Power-Fail Detection Function Block Diagram	
Figure 12-3:	A/D Converter Mode Register (ADM1) Format	
-	Analog Input Channel Specification Register (ADS1) Format	
Figure 12-4:	Power-Fail Compare Mode Register (PFM) Format	
Figure 12-5:	Power-fail compare threshold value register (PFT)	
Figure 12-6:	Basic Operation of 8-Bit A/D Converter	
Figure 12-7: Figure 12-8:	Relation between Analog Input Voltage and A/D Conversion Result	
Figure 12-6.	A/D Conversion	
Figure 12-9.	Example Method of Reducing Current Consumption in Standby Mode	
Figure 12-10.	Analog Input Pin Handling	192

Figure 12-12:	A/D Conversion End Interrupt Request Generation Timing	
Figure 12-13:	D/A Converter Mode Register (DAM0) Format	
Figure 13-1:	Block Diagram of SIO30	
Figure 13-2:	Format of Serial Operation Mode Register (CSIM30)	
Figure 13-3:	Format of Serial Operation Mode Register (CSIM30)	
Figure 13-4:	Format of Serial Operation Mode Register (CSIM30)	201
Figure 13-5:	Timing of Three-wire Serial I/O Mode	202
Figure 14-1:	Block Diagram of SIO31	
Figure 14-2:	Format of Serial Operation Mode Register (CSIM31)	208
Figure 14-3:	Format of Serial Mode Switch Register (SIOSWI)	209
Figure 14-4:	Format of Serial Operation Mode Register (CSIM31)	210
Figure 14-5:	Format of Serial Operation Mode Register (CSIM31)	211
Figure 14-6:	Format of Serial Mode Switch Register (SIOSWI)	212
Figure 14-7:	Format of Serial Operation Mode Register (CSIM31)	213
Figure 14-8:	Format of Serial Mode Switch Register (SIOSWI)	214
Figure 14-9:	Timing of Three-wire Serial I/O Mode	215
Figure 14-10:	Timing of Two-wire Serial I/O Mode	215
Figure 15-1:	Block Diagram of UART	217
Figure 15-2:	Format of Asynchronous Serial Interface Mode Register (ASIM0) (1/2)	220
Figure 15-3:	Format of Asynchronous Serial Interface Status Register (ASIS0)	222
Figure 15-4:	Format of Baud Rate Generator Control Register (BRGC0) (1/2)	223
Figure 15-5:	Register Settings	
Figure 15-6:	Format of Asynchronous Serial Interface Mode Register (ASIM0) (1/2)	226
Figure 15-7:	Format of Asynchronous Serial Interface Status Register (ASIS0)	
Figure 15-8:	Format of Baud Rate Generator Control Register (BRGC0) (1/2)	
Figure 15-9:	Error Tolerance (when k = 0), including Sampling Errors	
Figure 15-10:	Format of Transmit/Receive Data in Asynchronous Serial Interface	
Figure 15-11:	Timing of Asynchronous Serial Interface Transmit Completion Interrupt	
Figure 15-12:	Timing of Asynchronous Serial Interface Receive Completion Interrupt	
Figure 15-13:	Receive Error Timing	
Figure 16-1:	Data Frame	
Figure 16-2:	Remote Frame	241
Figure 16-3:	Data Frame	
Figure 16-4:	Arbitration Field/Standard Format Mode	242
Figure 16-5:	Arbitration Field/Extended Format Mode	
Figure 16-6:	Control Field (Standard Format Mode)	244
Figure 16-7:	Control Field (Extended Format Mode)	
Figure 16-8:	Data Field	245
Figure 16-9:	CRC Field	245
Figure 16-10:	ACK Field	246
Figure 16-11:	End of Frame	246
Figure 16-12:	Interframe Space/Error Active	247
Figure 16-13:	Interframe Space/Error Passive	
Figure 16-14:	Error Frame	248
Figure 16-15:	Overload Frame	249
Figure 16-16:	Nominal Bit Time (8 to 25 Time Quanta)	255
Figure 16-17:	Adjusting Synchronization of the Data Bit	
Figure 16-18:	Bit Synchronization	
Figure 16-19:	Transmission State Shift Chart	
Figure 16-20:	Reception State Shift Chart	
Figure 16-21:	Error State Shift Chart	
Figure 16-22:	Structural Block Diagram	
Figure 16-23:	Connection to the CAN Bus	
Figure 16-24:	Transmit Message Definition Bits	
Figure 16-25:	Transmit Identifier	
Figure 16-26:	Transmit Data	
Figure 16-27:	Control bits for Receive Identifier	271
•	Receive Status Bits (1/2)	

Figure 16-29:	Receive Identifier	274
Figure 16-30:	Receive Data	
Figure 16-31:	Identifier Compare with Mask	
Figure 16-32:	Control Bits for Mask Identifier	278
Figure 16-33:	Mask Identifier	
Figure 16-34:	CAN Control Register (1/2)	280
Figure 16-35:	DCAN Support	
Figure 16-36:	Time Stamp Function	
Figure 16-37:	SOFOUT Toggle Function	
Figure 16-38:	Global Time System Function	
Figure 16-39:	CAN Error Status Register (1/3)	
Figure 16-40:	Transmit Error Counter	
Figure 16-41:	Receive Error Counter	
Figure 16-42:	Message Count Register (MCNT) (1/2)	
Figure 16-43:	Bit Rate Prescaler (1/2)	
Figure 16-44:	Synchronization Control Registers 0 and 1 (1/2)	
Figure 16-45:	Transmit Control Register (1/2)	
Figure 16-46:	Receive Message Register	
Figure 16-47:	Mask Control Register (1/2)	
Figure 16-48:	Redefinition Control Register (1/2)	
Figure 16-49:	Initialization Flow Chart	
Figure 16-50:	Transmit Preparation	
Figure 16-51:	Transmit Abort	
Figure 16-52:	Handling of Semaphore Bits by DCAN-Module	
Figure 16-53:	Receive with Interrupt, Software Flow	
Figure 16-54:	Receive, Software Polling	
Figure 17-1:	LCD Controller/Driver Block Diagram	
Figure 17-2:	LCD Clock Select Circuit Block Diagram	
Figure 17-3:	LCD Display Mode Register (LCDM) Format	
Figure 17-4:	LCD Display Control Register (LCDC) Format	
Figure 17-5:	Relationship between LCD Display Data Memory Contents	
riguic ir o.	and Segment/Common Outputs319	
Figure 17-6:	Common Signal Waveform	321
Figure 17-7:	Common Signal and Segment Signal Voltages and Phases	
Figure 17-8:	Example of Connection of LCD Drive Power Supply (1/2)	
Figure 17-9:	4-Time-Division LCD Display Pattern and Electrode Connections	
Figure 17-10:	4-Time-Division LCD Panel Connection Example	
Figure 17-11:	4-Time-Division LCD Drive Waveform Examples (1/3 Bias Method)	326
Figure 17-12:	LCD Timer Control Register (LCDTM) Format	
Figure 18-1:	Sound Generator Block Diagram	
Figure 18-2:	Concept of Each Signal	
Figure 18-3:	Sound Generator Control Register (SGCR) Format (1/2)	
Figure 18-4:	Sound Generator Buzzer Control Register (SGBR) Format	
Figure 18-5:	Sound Generator Amplitude Register (SGAM) Format	
Figure 18-6:	Sound Generator Output Operation Timing	
Figure 18-7:	Sound Generator Output Operation Timing	
Figure 19-1:	Meter Controller/Driver Block Diagram	
Figure 19-1:	1-bit Addition Circuit Block Diagram	
Figure 19-3:	Timer Mode Control Register (MCNTC) Format	
Figure 19-4:	Compare Control Register n (MCMPCn) Format	
Figure 19-4.	Port Mode Control Register (PMC) Format (1/2)	
Figure 19-5.	Meter Controller/Driver Clock Register (SMSWI) Format	
Figure 19-6. Figure 19-7:	Restart Timing after Count Stop (Count Start Æ Count Stop Æ Count Start)	
Figure 19-7.	Update of PWM data	
Figure 19-6. Figure 19-9:	Timing in 1-bit Addition Circuit Operation	
Figure 19-9.	Timing in 1-bit Addition Circuit Operation	
Figure 19-10.	Basic Configuration of Interrupt Function (1/2)	
Figure 20-1.	Interrupt Request Flag Register Format	
ı iyul e 20-2.	mienupi nequesi i lay negister rumat	აან

Figure 20-3:	Interrupt Mask Flag Register Format	357
Figure 20-4:	Priority Specify Flag Register Format	358
Figure 20-5:	Formats of External Interrupt Rising Edge Enable Register	
_	and External Interrupt Falling Edge Enable Register359	
Figure 20-6:	Program Status Word Format	360
Figure 20-7:	Flowchart from Non-Maskable Interrupt Generation to Acknowledge	361
Figure 20-8:	Non-Maskable Interrupt Request Acknowledge Timing	362
Figure 20-9:	Non-Maskable Interrupt Request Acknowledge Operation	362
Figure 20-10:	Interrupt Request Acknowledge Processing Algorithm	364
Figure 20-11:	Interrupt Request Acknowledge Timing (Minimum Time)	365
Figure 20-12:	Interrupt Request Acknowledge Timing (Maximum Time)	
Figure 20-13:	Multiple Interrupt Example (1/2)	
Figure 20-14:	Interrupt Request Hold	371
Figure 21-1:	Oscillation Stabilization Time Select Register Format	374
Figure 21-2:	Standby Timing	
Figure 21-3:	HALT Mode Clear upon Interrupt Generation	376
Figure 21-4:	HALT Mode Release by RESET Input	377
Figure 21-5:	STOP Mode Release by Interrupt Generation	379
Figure 21-6:	Release by STOP Mode RESET Input	380
Figure 22-1:	Block Diagram of Reset Function	381
Figure 22-2:	Timing of Reset Input by RESET Input	382
Figure 22-3:	Timing of Reset due to Watchdog Timer Overflow	382
Figure 22-4:	Timing of Reset Input in STOP Mode by RESET Input	
Figure 23-1:	Memory Size Switching Register Format	
Figure 23-2:	Internal Expansion RAM Size Switching Register Format	389
Figure 23-3:	Self-Programming and Oscillation Control Register Format	390
Figure 23-4:	Transmission Method Selection Format	391
Figure 23-5:	Connection of using the 3-Wire SIO30 Method	393
Figure 23-6:	Connection of using the 3-Wire SIO30 Method with Handshake	393
Figure 23-7:	Connection of using the UART Method	
Figure 23-8:	Flash Self-Programming Mode Control Register Format	395
Figure A-1:	Development Tool Configuration	458

List of Tables

Table 1-1:	The major functional differences between the subseries	30
Table 1-2:	Overview of Functions	32
Table 1-3:	Differences between Flash and Mask ROM version	33
Table 2-1:	Pin Input/Output Types	35
Table 2-2:	Non-Port Pins	37
Table 2-3:	Types of Pin Input/Output Circuits	45
Table 3-1:	Internal ROM Capacities	55
Table 3-2:	Vectored Interrupts	56
Table 3-3:	Internal high-speed RAM	
Table 3-4:	Internal expansion RAM (including sharing with DCAN)	57
Table 3-5:	Special Function Register List	
Table 3-6:	Implied Addressing	74
Table 3-7:	Register Addressing	75
Table 3-8:	Direct addressing	
Table 3-9:	Short direct addressing	
Table 3-10:	Special-Function Register (SFR) Addressing	
Table 3-11:	Register indirect addressing	
Table 3-12:	Based addressing	
Table 3-13:	Based indexed addressing	
Table 4-1:	Pin Input/Output Types	
Table 4-2:	Port Configuration	
Table 5-1:	Clock Generator Configuration	
Table 5-2:	Maximum Time Required for CPU Clock Switchover	
Table 6-1:	Timer 2 Configuration	
Table 7-1:	8-Bit Timer/Event Counter 50 Interval Times	
Table 7-2:	8-Bit Timer/Event Counter 51 Interval Times	
Table 7-3:	8-Bit Timer/Event Counter 50 Square-Wave Output Ranges	
Table 7-4:	8-Bit Timer/Event Counter 51 Square-Wave Output Ranges	
Table 7-5:	16-Bit Timer/Event Counter TM50/TM51 Interval Times	
Table 7-6:	16-Bit Timer/Event Counter TM50/TM51 Square-Wave Output Ranges	
Table 7-7:	8-Bit Timer/Event Counters 50 and 51 Configurations	
Table 7-8:	8-Bit Timer/Event Counters 50 Interval Times	
Table 7-9:	8-Bit Timer/Event Counters 51 Interval Times	
Table 7-10:	8-Bit Timer/Event Counters 50 Square-Wave Output Ranges	
Table 7-11:	8-Bit Timer/Event Counters 51 Square-Wave Output Ranges	
Table 7-12:	8-Bit Timer/Event Counters Interval Times (16-Bit Timer/Event Counter Mode)	
Table 7-13:	8-Bit Timer/Event Counter Square-Wave Output Ranges	
1 45.6 7 10.	(16-Bit Timer/Event Counter Mode)	152
Table 8-1:	8-Bit Timer 52 Interval Times	
Table 8-2:	8-Bit Timer 52 Configurations	
Table 9-1:	Interval Timer Interval Time	
Table 9-2:	Watch Timer Configuration	
Table 9-3:	Interval Timer Operation	
Table 10-1:	Watchdog Timer Inadvertent Program Overrun Detection Times	
Table 10-2:	Interval Times	
Table 10-3:	Watchdog Timer Configuration	
Table 10-4:	Watchdog Timer Overrun Detection Time	
Table 10-5:	Interval Timer Interval Time	
Table 11-1:	Clock Output Control Circuit Configuration	
Table 12-1:	A/D Converter Configuration	
Table 13-1:	Composition of SIO30	
Table 13-2:	List of SFRs (Special Function Registers)	
Table 14-1:	Composition of SIO31	
Table 14-2:	List of SFRs (Special Function Registers)	207
Table 14-3:	Operating Modes and Start Trigger	

Table 14-4:	Operating Modes and Start Trigger	212
Table 14-5:	Operating Modes and Start Trigger	214
Table 15-1:	Configuration of UART	218
Table 15-2:	List of SFRs (Special Function Registers)	219
Table 15-3:	Relation between 5-bit Counter's Source Clock and "n" Value	231
Table 15-4:	Relation between Main System Clock and Baud Rate	232
Table 15-5:	Causes of Receive Errors	237
Table 16-1:	Outline of the Function	239
Table 16-2:	Bit Number of the Identifier	243
Table 16-3:	RTR Setting	243
Table 16-4:	Mode Setting	243
Table 16-5:	Data Length Code Setting	
Table 16-6:	Operation in the Error State	
Table 16-7:	Definition of each Field	
Table 16-8:	Definition of each Frame	
Table 16-9:	Arbitration	
	Bit Stuffing	
	Error Types	
	Output Timing of the Error Frame	
	Types of Error	
	Error Counter	
	Segment Name and Segment Length	
	CAN Configuration	
	SFR Definitions	
	SFR Bit Definitions	
	Message and Buffer Configuration	
	Transmit Message Format	
	Receive Message Format	
	Mask Function	
	Possible Setup of the SOFOUT Function	
	·	
	Transmission / Reception Flag	
	Mask Operation Buffers	
	·	
	Interrupt Sources	
Table 17-1:	Maximum Number of Display Pixels	
Table 17-2:	LCD Controller/Driver Configuration	
Table 17-3:	COM Signals	
Table 17-4:	LCD Drive Voltage	
Table 17-5:	LCD Drive Voltage Supply	
Table 17-6:	Selection and Non-Selection Voltages (COM0 to COM3)	
Table 18-1:	Sound Generator Configuration	
Table 18-2:	Maximum and Minimum Values of the Buzzer Output Frequency	
Table 19-1:	Meter Controller/Driver Configuration	
Table 20-1:	Interrupt Source List	
Table 20-2:	Various Flags Corresponding to Interrupt Request Sources	
Table 20-3:	Times from Maskable Interrupt Request Generation to Interrupt Service	
Table 20-4:	Interrupt Request Enabled for Multiple Interrupt during Interrupt Servicing	
Table 21-1:	HALT Mode Operating Status	375
Table 21-2:	Operation after HALT Mode Release	
Table 21-3:	STOP Mode Operating Status	
Table 21-4:	Operation after STOP Mode Release	
Table 22-1:	Hardware Status after Reset	
Table 23-1:	Differences among μPD78F0828A and Mask ROM Versions	
Table 23-2:	Values to be set after Reset for the Memory Size Switching Register	
Table 23-3:	Examples of internal Expansion RAM Size Switching Register Settings	
Table 23-4:	Values when the Internal Expansion RAM Size Switching Register is Reset	
Table 23-5:	Transmission Method List	
Table 23-6.	Main Functions of Flash Memory Programming	392

Table 24-1:	Operand Identifiers and Description Methods	
Table 24-2:	Operation List	399
	8-bit instructions	
Table 24-4:	16-bit instructions	408
Table 24-5:	Bit manipulation instructions	408
Table 24-6 ⁻	Call/instructions/branch instructions	409

Chapter 1 Outline (µPD780828A Subseries)

1.1 Features

· Internal memory

Item	Program	Г	ata Memor	у		
Part Number	Memory (ROM)	Internal high-speed RAM	LCD Display RAM	Internal Expansion RAM	Package	
μPD780824A	32 Kbytes	1024 bytes	28 bytes	480 bytes	80-pin plastic QFP (fine pitch)	
μPD780826A	48 Kbytes	1024 bytes	28 bytes	480 bytes	80-pin plastic QFP (fine pitch)	
μPD780828A	60 Kbytes	1024 bytes	28 bytes	2016 bytes	80-pin plastic QFP (fine pitch)	
μPD78F0828A	59.5 Kbytes	1024 bytes	28 bytes	2016 bytes	80-pin plastic QFP (fine pitch)	

• Instruction execution time can be changed

• I/O ports: 59

• 8-bit resolution A/D converter: 5 channels

· Sound generator

• LCD-controller / driver

• Meter controller / driver

CAN-Interface

Serial interface : 3 channels
3-wire mode : 1 channel
2-wire/3-wire mode : 1 channel
UART mode : 1 channel
Timer : 6 channels

• Supply voltage : $V_{DD} = 4.0 \text{ to } 5.5 \text{ V}$

The CAN macro is qualified according the requirements of ISO 11898 using the test procedures defined by ISO 16845 and passed successfully the test procedures as recommended by C & S / FH Wolfenbuettel.

1.2 Application

Dashboard, climate controller, security unit etc.

1.3 Ordering Information

Part Number	Package	Internal ROM
μPD780824AGC(A)-xxx-8BT	80-pin plastic QFP (14 × 14 mm, resin thickness 1.4 mm)	Mask ROM
μPD780824AGC(A1)-xxx-8BT	80-pin plastic QFP (14 × 14 mm, resin thickness 1.4 mm)	Mask ROM
μPD780824AGC(A2)-xxx-8BT	80-pin plastic QFP (14 × 14 mm, resin thickness 1.4 mm)	Mask ROM
μPD780826AGC(A)-xxx-8BT	80-pin plastic QFP (14 × 14 mm, resin thickness 1.4 mm)	Mask ROM
μPD780826AGC(A1)-xxx-8BT	80-pin plastic QFP (14 × 14 mm, resin thickness 1.4 mm)	Mask ROM
μPD780826AGC(A2)-xxx-8BT	80-pin plastic QFP (14 × 14 mm, resin thickness 1.4 mm)	Mask ROM
μPD780828AGC(A)-xxx-8BT	80-pin plastic QFP (14 × 14 mm, resin thickness 1.4 mm)	Mask ROM
μPD780828AGC(A1)-xxx-8BT	80-pin plastic QFP (14 × 14 mm, resin thickness 1.4 mm)	Mask ROM
μPD780828AGC(A2)-xxx-8BT	80-pin plastic QFP (14 × 14 mm, resin thickness 1.4 mm)	Mask ROM
μPD78F0828AGC(A)-8BT	80-pin plastic QFP (14 × 14 mm, resin thickness 1.4 mm)	Flash Memory

Remark: xxx indicates ROM code suffix.

1.4 Quality Grade

Part Number	Package	Quality Grade
μPD780824AGC(A)-xxx-8BT	80-pin plastic QFP (14 \times 14 mm, resin thickness 1.4 mm)	Special
μPD780824AGC(A1)-xxx-8BT	80-pin plastic QFP (14 \times 14 mm, resin thickness 1.4 mm)	Special
μPD780824AGC(A2)-xxx-8BT	80-pin plastic QFP (14 \times 14 mm, resin thickness 1.4 mm)	Special
μPD780826AGC(A)-xxx-8BT	80-pin plastic QFP (14 \times 14 mm, resin thickness 1.4 mm)	Special
μPD780826AGC(A1)-xxx-8BT	80-pin plastic QFP (14 \times 14 mm, resin thickness 1.4 mm)	Special
μPD780826AGC(A2)-xxx-8BT	80-pin plastic QFP (14 × 14 mm, resin thickness 1.4 mm)	Special
μPD780828AGC(A)-xxx-8BT	80-pin plastic QFP (14 × 14 mm, resin thickness 1.4 mm)	Special
μPD780828AGC(A1)-xxx-8BT	80-pin plastic QFP (14 × 14 mm, resin thickness 1.4 mm)	Special
μPD780828AGC(A2)-xxx-8BT	80-pin plastic QFP (14 × 14 mm, resin thickness 1.4 mm)	Special
μPD78F0828AGC(A)-8BT	80-pin plastic QFP (14 \times 14 mm, resin thickness 1.4 mm)	Special

Remark: xxx indicates ROM code suffix.

Please refer to "Quality Grades on NEC Semiconductor Device" (Document No. C11531E) published by NEC Corporation to know the specification of quality grade on the devices and its recommended applications.

1.5 Pin Configuration (Top View)

80-pin plastic QFP (14 × 14 mm)

 $\mu PD780824AGC(A) - xxx - 8BT, \ \mu PD780824AGC(A1) - xxx - 8BT, \ \mu PD780824AGC(A2) - xxx - 8BT, \ \mu PD780826AGC(A2) - xxx - 8BT, \ \mu PD780826AGC(A2) - xxx - 8BT, \ \mu PD780828AGC(A2) - xxx -$




Figure 1-1: Pin Configuration

Cautions: 1. Connect IC (internally connected) pin directly to V_{SS}.

- 2. AV_{DD} pin should be connected to V_{DD} .
- 3. AV_{SS} pin should be connected to V_{SS} .

Remark: When these devices are used in applications, that require reduction of the noise, generated from inside the microcontroller, the implementation of noise reduction measures, such as connecting the V_{SS0} and V_{SS1} to different ground lines, is recommended.

Chapter 1 Outline (µPD780828A Subseries)

Pin Identifications

P00 to P03	:	Port 0	SGO	:	Sound Generator Output
P10 to P14	:	Port 1	SGOA	:	Sound Generator Amplitude
P20 to P27	:	Port 2	SGOF	:	Sound Generator Frequency
P34 to P37	:	Port 3	PCL	:	Programmable Clock Output
P40 to P47	:	Port 4	SM11 to SM14	:	Meter Controller/Driver
P50 to P57	:	Port 5	SM21 to SM24	:	Meter Controller/Driver
P60 to P65	:	Port 6	SM31 to SM34	:	Meter Controller/Driver
P80 to P87	:	Port 8	SM41 to SM44	:	Meter Controller/Driver
P90 to P97	:	Port 9	SMVDD	:	Meter Controller/Driver
INTP0 to INTP2	:	Interrupt from Peripherals	SMVSS	:	Meter Controller/Driver
TI50, TI51	:	Timer Input	S0 to S27	:	Segment Output
TI20 to TI22	:	Timer Input	COM0 to COM3	:	Common Output
TO51, TO52	:	Timer Output	X1, X2	:	Crystal (Main System Clock)
TPO	:	Timer Output	RESET	:	Reset
CRXD	:	CAN Receive Data	ANI0 to ANI4	:	Analog Input
CTXD	:	CAN Transmit Data	AV_{SS}	:	Analog Ground
CCLK	:	CAN Clock	${\rm AV_{DD}/AV_{REF}}$:	Analog Reference Voltage and
SI30, SI31	:	Serial Input		:	ADC Power Supply
SO30, SO31	:	Serial Output	V_{DD0}, V_{DD1}	:	Power Supply
SCK30, SCK31	:	Serial Clock	V_{PP}	:	Programming Power Supply
SIO31	:	Serial Input/Output	V_{SS0}, V_{SS1}	:	Ground
RXD0	:	Receive Data	IC	:	Internally Connected


TXD0

: Transmit Data

1.6 78K/0 Series Expansion

The following shows the products organized according to usage. The names in the parallelograms are subseries.

Figure 1-2: 78K/0 Series Expansion



Remark: VFD (Vacuum Fluorescent Display) is referred to as FIPTM (Fluorescent Indicator Panel) in some documents, but the functions of the two are the same.

The major functional differences between the subseries are shown below.

Table 1-1: The major functional differences between the subseries

Function				Tin	ner		8-bit 10-bit		0-bit 8-bit			V_{DD}	External		
Subseries N	lame	Capacity (Bytes)	8-bit	16-bit	WT	WDT	A/D	A/D	D/A	Serial Interface	I/O	MIN value	Expan- sion		
	μPD78075B	32K to 40K									88	1.8 V			
	μPD78078	48K to 60K	4 ch							3 ch (UART: 1 ch)	00	1.0 V			
	μPD78070A	-		1 ch			8 ch	_	2 ch		61	2.7 V			
	μPD780058	24K to 60K			1 ch					3 ch (time-divi- sion UART: 1 ch)	68	1.8 V	0		
Control	μPD780065	40K to 48K				1 ch				4 ch (UART: 1 ch)	60	2.7 V			
	μPD780078	48K to 60K	2 ch	2 ch			_	8 ch		3 ch (UART: 2 ch)	52				
	μPD780034A	8K to 32K		1 ch			-	o cii	-	3 ch (UART: 1 ch)	51	1.8 V			
	μPD780024A	OK 10 32K		1 CII			8 ch	_		S CII (OAKT. T CII)	31	1.0 V			
	μPD78083	8K to 16K		-	ı		0			1 ch (UART: 1 ch)	33		-		
Inverter control	μPD780988	16K to 60K	3 ch	Note	i	1 ch	-	8 ch	-	2 ch (UART: 2 ch)	47	4.0 V	0		
	μPD780208	32K to 60K	2 ch	1 ch	1 ch		8 ch			2 ch	74	2.7 V			
VFD drive	μPD780232	16K to 24K	3 ch	-	-	1 ch	4 ch			Z GII	40	4.5 V			
VED drive	μPD78044H	32K to 48K	2 ch	1 ch	1 ch	I CII	8 ch	-	_			1 ch	68	2.7 V	_
	μPD78044F	16K to 40K	2 (11	1 011	1 011		O CIT			2 ch	00	2.7 V			
	μPD780338										54				
	μPD780328	48K to 60K	3 ch	2 ch			-	10 ch	1 ch	2 ch (UART: 1 ch)	62	1.8 V			
	μPD780318										70				
LCD drive	μPD780308	48K to 60K			1 ch	1 ch				3 ch (time-divi- sion UART: 1 ch)			-		
	μPD78064B	32K	2 ch	1 ch			8 ch	-	-	2 ch (IIADT: 1 ch)	57	2.0 V			
	μPD78064	16K to 32K								2 ch (UART: 1 ch)					
Bus	μPD780948	60 K		2 ch			8 ch		-	3 ch (UART: 1 ch)	79	4.0 V	0		
interface	μPD78098B	40K to 60K	2 ch	1 ch	1 ch	1 ch	o cii	-	2 ch	S CII (UART. 1 CII)	69	2.7 V			
supported	μPD780816	32K to 60K		2 ch			12 ch		-	2 ch (UART: 1 ch)	46	4.0	-		
Meter control	μPD780958	48K to 60K	4 ch	2 ch	-	1 ch	-	-	-	2 ch (UART: 1 ch)	69	2.2 V	-		
Dashboard	μPD780852	32K to 40K	3 ch	1 ch	1 ch	1 ch	5 ch		-	3 ch (UART: 1 ch)	56	4.0 V	_		
control	μPD780828A	32K to 60K	3 (11	1 CII	1 011	I CII	J (11			J GIT (OAKT. T GIT)	59	4.0 V			

Note: 16-bit timer: 2 channels 10-bit timer: 1 channel

1.7 Block Diagram

IC/VPP Vss0 Vss1 Vpp1 TPO21/S21/P92 -> P00 - P03 Port 0 16-bit Timer TM2 TI20/P64 Ŷ Q Q 3 x Capture with TI21/P65 Filter TI22/S23/P90 Port 1 P10 - P14 TIO50/S27/P34 -8-bit Timer TM50 P20 - P27 Port 2 System -O X1 TIO51/S22/P91 -8-bit Timer TM5 Control -O X2 > P34 - P37 Port 3 4.0 V - 5.5 V -ORESET 3-bit Timer TM52 >P40 - P47 Port 4 Watch Timer P50 - P57 Port 5 Watchdog Timer Port 6 P60 - P65 78K/0 SCK30/S26/P35 CPU ROM RAM Serial Interface SIO30 3-wire mode SO30/S25/P36 P80 - P87 Core Port 8 SI30/S24/P37 SCK31/S20/P93 -P90 - P97 Port 9 Serial Interface SIO31 1] 1) SO31/SIO31/S19/P94 -SI31/S18/P95 vire/2-wire mod S0/P47 - S7/P40 RxD0/P62 UART0 S8/P87 - S15/P80 TxD0/P63 Interface ANI0/P10 -ANI4/P14 AVDD/AVREF -S16/P97 - S23/P90 LCD A/D Converter Controller AVss driver S23/P37 - S27/P34 Power Fail Detector CRxD DCAN INTP0/P00 CTxD-RAM COM0 - COM3 Interrupt Interface -INTP2/P02 Contro CCLK VLCD Standby Control SM11/P20 - SM14/P23 PCL/SGOA/P61 -Clock Output Contro SM21/P24 - SM24/P27 Sound Generator SGO/SGOF/P60 -Meter SM31/P50 - SM34/P53 Controller/ Driver SM41/P54 - SM44/P57 SMVDD SMV_{DD} SMVss SMVss

Figure 1-3: Block Diagram

Remark: The internal ROM and RAM capacity depends on the product.

1.8 Overview of Functions

Table 1-2: Overview of Functions

Item	μPD78F0828A	μPD780828A	μPD780826A	μPD780824A						
ROM	59.5 Kbytes Flash EE	60 Kbytes Mask ROM	48 Kbytes Mask ROM	32 Kbytes Mask ROM						
Hi-speed RAM	1024 bytes									
Expansion RAM 2016 bytes 480 bytes										
LCD Display RAM		28	bytes							
Memory space		64 K	(bytes							
General register	8 bits - 32 registers	(8 bit x 8 x 4 bank)								
Main system clock	0.25 µs/0.5 µs/1 µs/2	μs/4 μs (at 8 MHz)								
Instruction set	=	ion (8 bits × 8 bits, 16 set, reset, test, boolear etc.	•							
I/O port	59 in total Input ports: 5 Output ports: 16 I/O ports: 38	Input ports: 5 Output ports: 16								
A/D converter	8 bit x 5 channels									
Serial I/F		3-wire mode: 1 channel 2-wire/3-wire mode: 1 channel UART: 1 channel								
Timer	16 bit timer / event co 8 bit timer / event cou 8 bit interval timer: 1 Watch timer: 1 chann Watchdog timer: 1 ch	inter: 2 channels channel iel								
Timer output	3 outputs (8-bit PWM	output \times 2)								
Clock output	8 MHz, 4 MHz, 2 MH. @f _X = 8 MHz	z, 1 MHz, 500 KHz, 25	60 KHz, 125 KHz, 62.5	5 KHz						
Sound Generator	1 output									
LCD	Segment output: 28, Common output: 4									
CAN	1 channel									
Vectored interrupt	Non-maskable interrupt: 1 (internal) Maskable interrupt: 20 (internal) External interrupt: 3 Software interrupt: 1									
Operating voltage range	V _{DD} = 4.0 V to 5.5 V	V _{DD} = 4.0 V to 5.5 V								
Package	80-QFP (14 × 14)									

1.9 Differences between Flash and Mask ROM version

The differences between the two versions are shown in the table below. Differences of the electrical specification are given in the data sheet.

Table 1-3: Differences between Flash and Mask ROM version

	Flash Version	Mask ROM Version	
ROM	Flash EEPROM	Mask ROM	
V _{PP} Pin	Yes	None (IC pin)	
	2016 bytes	480 bytes μPD780824A	
Internal Expansion RAM		480 bytes μPD780826A	
		2016 bytes μPD780828A	

[MEMO]

Chapter 2 Pin Function (µPD780828A Subseries)

2.1 Pin Function List

Normal Operating Mode Pins / Pin Input/Output Types

Table 2-1: Pin Input/Output Types (1/2)

Input/Output	Pin Name	Function	Alternate Function	After Reset
Input/Output	P00	Port 0 4 bit input / output port input / output mode can be specified bit-wise If used as an input port, a pull-up resistor can be connected by software bit-wise	INTP0	Input
	P01		INTP1	Input
	P02		INTP2	Input
	P03		CCLK	Input
Input	P10-P14	Port 1 5 bit input port	ANI0-ANI4	Input
	P20		SM11	Hi-z
	P21		SM12	Hi-z
	P22		SM13	Hi-z
Innut/Output	P23	Port 2	SM14	Hi-z
Input/Output	P24	8 bit output port	SM21	Hi-z
	P25		SM22	Hi-z
	P26	1	SM23	Hi-z
	P27		SM24	Hi-z
	P34	Port 3	TI50/TO50/S27	Input
	P35	4 bit input / output port input / output mode can be specified bit-wise If used as an input port, a pull-up resistor can be connected by software bit-wise This port can be used as a segment signal output port or an I/O port in 1 bit unit by setting port function	SCK30/S26	Input
Input/Output	P36		SO30/S25	Input
	P37		SI30/S24	Input
Input/Output	P40-P47	Port 4 8 bit input / output port input / output mode can be specified bit-wise If used as an input port, a pull-up resistor can be connected by software bit-wise This port can be used as a segment output port or an I/O port, in 8 bit unit by setting port function	S0-S7	Input
	P50	Port 5 8 bit output port	SM31	Hi-z
Input/Output	P51		SM32	Hi-z
	P52		SM33	Hi-z
	P53		SM34	Hi-z
	P54		SM41	Hi-z
	P55		SM42	Hi-z
	P56		SM43	Hi-z
	P57		SM44	Hi-z

Chapter 2 Pin Function (µPD780828A Subseries)

Table 2-1: Pin Input/Output Types (2/2)

Input/Output	Pin Name	Function	Alternate Function	After Reset
Input/Output	P60	Port 6 6 bit input / output port input / output mode can be specified bit-wise If used as an input port, a pull-up resistor can be connected by software bit-wise	SGOF/SGO	Input
	P61		SGOA/PCL	Input
	P62		RXD0	Input
	P63		TXD0	Input
	P64		TI20	Input
	P65		TI21	Input
Input/Output	P80-P87	Port 7 8 bit input / output port input / output mode can be specified bit-wise If used as an input port, a pull-up resistor can be connected by software bit-wise This port can be used as a segment signal output port or an I/O port in 1 bit units by setting port function	S15-S8	Input
Input/Output	P90	Port 9 8 bit input / output port input / output mode can be specified bit-wise If used as an input port, a pull-up resistor can be connected by software bit-wise This port can be used as a segment signal output port or an I/O port in 1 bit units by setting port function	TI22/S23	Input
	P91		TI51/TO51/S22	Input
	P92		TPO/S21	Input
	P93		SCK31/S20	Input
	P94		SO31/SIO31/S19	Input
	P95		SI31/S18	Input
	P96		S17	Input
	P97		S16	Input

2.2 Non-Port Pins

Table 2-2: Non-Port Pins (1/2)

Pin Name	Input/Output	Function	After Reset	Alternate Function Pin
INTP0				P00
INTP1	Input	External interrupts with specifiable valid edges (rising edge, falling edge, both rising and falling edges)		P01
INTP2				P02
SI30	Input	Serial interface serial data input	Input	P37/S24
SI31	Input	Serial interface serial data input	Input	P95/S18
SO30	Output	Serial interface serial data output	Input	P36/S25
SO31	Output	Serial interface serial data output	Input	P94/SIO31/S19
SCK30	Input, Output	Serial interface serial clock input / output	Input	P35/S26
SCK31	Input, Output	Serial interface serial clock input / output	Input	P93/S20
SIO31	Input, Output	Serial interface serial data input / output	Input	P94/SO31/S19
RXD0	Input	Asynchronous serial interface data input	Input	P62
TXD0	Output	Asynchronous serial interface data output	Input	P63
CRXD	Input	CAN serial data input	Input	-
CTXD	Output	CAN serial data output	Output	-
TI20	Input	Capture trigger input		P64
TI21	Input	Capture trigger input		P65
TI22	Input	Capture trigger input		P90/S23
TI50	Input	External count clock input to 8-bit timer (TM50)		P34/TO50/S27
TI51	Input	External count clock input to 8-bit timer (TM51)		P91/TO51/S22
TP0		16-bit timer output		P92/S21
TO50	Output	8-bit timer output (also used for PWM output)	Input	P34/TI50/S27
TO51		8-bit timer output (also used for PWM output)	1	P91/TI51/S22
PCL	Output	Clock output (for main system clock trimming)	Input	P61/SGOA
S0-S7				P40-P47
S8-S15				P80-P87
S16-S17				P97-P96
S18				P95/SI31
S19				P94/SO31/SIO31
S20				P93/SCK31
S21	Output	Segment signal output of LCD controller / driver	Input	P92/TPO
S22				P91/TO51/TI51
S23				P90/TI22
S24				P37/SI30
S25				P36/SO30
S26				P35/SCK30
S27				P34/TO50/TI50
COM0-COM3	Output	Common signal output of LCD controller /driver	Output	-

Chapter 2 Pin Function (µPD780828A Subseries)

Table 2-2: Non-Port Pins (2/2)

Pin Name	Input/Output	Function	After Reset	Alternate Function Pin
V_{LCD}	-	LCD drive voltage	-	-
SGO	Output	Sound generator output	Input	P60/SGOF
SGOA	Output	Sound generator amplitude output	Input	P61/PCL
SGOF	Output	Sound generator frequency output	Input	P60/SGO
ANI0 to ANI4	Input	AD converter analog input	Input	P10-P14
AV _{DD} /AV _{REF}	-	AD converter reference voltage input. Power supply of the AD converter.	-	-
AV _{SS}	-	AD converter ground potential. Connect to V _{SS}	-	-
SM11-SM14				P20-P23
SM21-SM24	Output	Meter control output	Hi-z	P24-P27
SM31-SM34	Output			P50-P53
SM41-SM44				P54-P57
SMV _{DD}	-	Meter C/D power supply	-	-
SMV _{SS}	-	Meter C/D ground	-	-
RESET	Input	System reset input	-	-
X1	-	Crystal connection for main system clock	-	-
X2	-	Crystal connection for main system clock	-	-
V _{DD0} ,V _{DD1}	-	Positive power supply	-	-
V _{SS0} ,V _{SS1}	-	Ground potential	-	-
V _{PP}	-	High voltage supply for flash programming (only flash version)	-	IC
IC	-	Internal connection. Connect directly to V _{SS} (only Mask ROM version)	-	V _{PP}

2.3 Description of Pin Functions

2.3.1 P00 to P03 (Port 0)

This is an 4-bit input/output port. Besides serving as input/output port the external interrupt input is implemented.

(1) Port mode

P00 to P03 function as input/output ports. P00 to P03 can be specified for input or output bit-wise with a port mode register. When they are used as input ports, pull-up resistors can be connected to them by defining the pull-up resistor option register.

(2) Control mode

In this mode this port operates as external interrupt input.

(a) INTP0 to INTP2

INTP0 to INTP2 are external input pins which can specify valid edges (rising, falling or rising and falling) of this external interrupt pins.

(b) CCLK

CCLK is the input pin for an external CAN clock.

2.3.2 P10 to P14 (Port 1)

These pins constitute a 5-bit input only port. In addition, they are also used to input A/D converter analog signals. The following operating modes can be specified bit-wise.

(1) Port mode

In this mode, P10 to P14 function as a 5-bit input only port.

(2) Control mode

In this mode, P10 to P14 function as A/D converter analog input pins (ANI0 to ANI4).

2.3.3 P20 to P27 (Port 2)

These pins constitute an 8-bit output only port. In addition they are also used as PWM output pins to control meters.

(1) Port mode

In this mode, P20 to P27 function as an 8-bit output only port.

(2) Control mode

In this mode, P20 to P27 function as PWM output pins (SM11 to SM14 and SM21 to SM24) for meter control.

2.3.4 P34 to P37 (Port 3)

These are 4-bit input/output ports. Besides serving as input/output ports, they function as data input/output to/from and clock input/out of the serial interface. Additionally they function as timer input/output and segment signal output of the LCD controller/driver.

The port mode and the port function can be specified bit-wise.

(1) Port mode

These ports function as 4-bit input/output ports. They can be specified bit-wise as input or output ports with the port mode register 3.

(2) Control mode

These ports function as timer input/output, as serial interface data input/output, serial clock input/output and as LCD segment output.

(a) SI30, SO30

Serial interface serial data input/output pins.

(b) SCK30

Serial interface serial clock input/output pin.

(c) TI50

Pin for external count clock input to 8-bit timer/event counter.

(d) TO50

Pin for output of the 8-bit timer/event counter.

(e) S24 to S27

Pins for segment output signals of the LCD controller/driver.

Caution: When this port is used as a serial interface, the I/O function and output latches must be set according to the function the user requires.

2.3.5 P40 to P47 (Port 4)

This is an 8-bit input/output port. Besides serving as input/output port, they function as segment signal output pins of the LCD controller/driver.

The following operating modes can be specified bit-wise or byte-wise.

(1) Port mode

These ports function as 8-bit input/output ports. They can be specified bit-wise as input or output ports with port mode register 4.

(2) Control mode

These port function as segment output signal pins (S0 to S7) of the LCD controller/driver and can specified byte-wise.

2.3.6 P50 to P57 (Port 5)

These pins constitute an 8-bit output only port. In addition they also function as PWM output pins to control meters.

(1) Port mode

In this mode, P50 to P57 function as an 8-bit output only port.

(2) Control mode

In this mode, P50 to P57 function as PWM output pins (SM31 to SM34 and SM41 to SM44) for meter control.

2.3.7 P60 to P65 (Port 6)

These are 6-bit input/output ports. Beside serving as input/output ports, they function as timer input, clock output, sound generator output and as input/output of the asynchronous serial interface. The following operating modes can be specified bit-wise.

(1) Port mode

These ports function as 5-bit input/output ports. They can be specified bit-wise as input or output ports with port mode register 3.

(2) Control mode

These ports function as timer input, clock output, as input/output of the asynchronous serial interface and sound generator output.

(a) TI20, TI21

Pins for external capture trigger input to the 16-bit timer capture registers of TM2.

(b) PCL

Clock output pin.

(c) SGO, SGOA and SGOF

Pins for separate or composed signal output of the sound generator.

(d) (e) RXD0, TXD0

Asynchronous serial interface data input/output pins.

Caution: When this port is used as a serial interface, the I/O function and output latches must be set according to the function the user requires.

2.3.8 P80 to P87 (Port 8)

These are 8-bit input/output ports. Besides serving as input/output ports, they function as segment signal output pins of the LCD controller/driver.

The following operating modes can be specified bit-wise or byte-wise.

(1) Port mode

These ports function as 8-bit input/output ports. They can be specified bit-wise as input or output ports with port mode register 8.

(2) Control mode

These ports function as segment output signal pins (S8 to S15) of the LCD controller/driver.

2.3.9 P90 to P97 (Port 9)

These are 8-bit input/output ports. Besides serving as input/output ports, they function as segment signal output pins of the LCD controller/driver, timer input/output and as input/output of the serial interface. The following operating modes can be specified bit-wise or byte-wise.

(1) Port mode

These ports function as 8-bit input/output ports. They can be specified bit-wise as input or output ports with port mode register 9.

(2) Control mode

These ports function as timer input/output, timer capture input, as timer output and as LCD segment output.

(a) TI22

Pin for external capture trigger input to the 16-bit timer capture register of TM2.

(b) TPO

Pin for output of the 16-bit timer (TM2).

(c) TI51

Pin for external count clock input to 8-bit timer/event counter.

(d) TO51

Pin for output of the 8-bit timer/event counter.

(e) S16 to S23

Pins for segment output signals of the LCD controller/driver.

(f) SCK31

Serial interface serial clock input/output pin.

(g) SI31, SO31, SIO31

Serial interface serial data input/output pins.

2.3.10 CTXD

This pin functions as CAN-controller transmit output.

2.3.11 CRXD

This pin functions as CAN-controller receive input.

2.3.12 CCLK

This pin functions as external CAN-controller clock input.

2.3.13 COM0 to COM3

These are LCD controller/driver common signal output pins. They output common signals under the following condition:

- 4-time-division is performed in 1/3 bias mode.

2.3.14 V_{LCD}

This pin supplies a voltage to drive an LCD.

$2.3.15 \text{ AV}_{DD} / \text{AV}_{REF}$

A/D converter reference voltage input pin and the power supply for the A/D-converter. When A/D converter is not used, connect this pin to V_{DD} .

2.3.16 AV_{SS}

This is a ground voltage pin of A/D converter. Always use the same voltage as that of the V_{SS} pin even when A/D converter is not used.

2.3.17 **RESET**

This is a low-level active system reset input pin.

2.3.18 X1 and X2

Crystal resonator connect pins for main system clock oscillation. For external clock supply, input it to X1.

2.3.19 SMV_{DD}

This pin supplies a positive power to the meter controller/driver.

2.3.20 SMV_{SS}

This is the ground pin of the meter controller/driver.

Chapter 2 Pin Function (µPD780828A Subseries)

2.3.21 V_{DD0}, V_{DD1}

 V_{DD0} is the positive power supply pin for ports. V_{DD1} is the positive power supply pin for blocks other than ports.

2.3.22 V_{SS0}, V_{SS1}

V_{SS0} is the ground pin for ports. V_{SS1} is the ground pin for blocks other than ports.


2.3.23 V_{PP} (µPD78F0828A only)

High-voltage apply pin for FLASH programming mode setting. Connect this pin directly to V_{SS} in normal operating mode.

2.3.24 IC (Mask ROM version only)

The IC (Internally Connected) pin is provided to set the test mode to check the μ PD78F0828A at delivery. Connect it directly to the V_{SS} with the shortest possible wire in the normal operating mode. When a voltage difference is produced between the IC pin and V_{SS} pin because the wiring between those two pins is too long or an external noise is input to the IC pin, the user's program may not run normally.

Figure 2-1: Connection of IC Pins



Caution: Connect IC pins to V_{SS} pins directly.

2.4 Pin I/O Circuits and Recommended Connection of Unused Pins

The input/output circuit type of each pin and recommended connection of unused pins are shown in the following table.

For the input/output circuit configuration of each type, see tTable 2-3, "Types of Pin Input/Output Circuits," on page 45.

Table 2-3: Types of Pin Input/Output Circuits (1/2)

Pin Name	Input/Output Circuit Type	I/O	Recommended Connection for Unused Pins				
P00/INTP0							
P01/INT01	0.4	1/0	Input: Connect to V _{DD} or V _{SS} via a resistor individually.				
P02/INT02	8-A	I/O	Output: Leave open.				
P03/CCLK							
P10/ANI0							
P11/ANI1							
P12/ANI2	9	1	Connect to V _{DD} or V _{SS} directly				
P13/ANI3							
P14/ANI4							
P20/SM11							
P21/SM12							
P22/SM13		O Leave open.					
P23/SM14	4		Lanca and				
P24/SM21	4		Leave open.				
P25/SM22							
P26/SM23							
P27/SM24							
P34/TI50/TO50/S27	17-B						
P35/SCK30/S26	17-D	I/O	Input: Connect to V _{DD} or V _{SS} via a resistor individually.				
P36/SO30/S25	17-A	1/0	Output: Leave open.				
P37/SI30/S24	17-B						
P40/S7							
P41/S6							
P42/S5							
P43/S4	17-A	I/O	Input: Connect to V_{DD} or V_{SS} via a resistor individually.				
P44/S3	17-A	1/0	Output: Leave open.				
P45/S2							
P46/S1							
P47/S0							

Chapter 2 Pin Function (µPD780828A Subseries)

Table 2-3: Types of Pin Input/Output Circuits (2/2)

	Input/Output Circuit Type	I/O	Recommended Connection for Unused Pins		
P50/SM31					
P51/SM32					
P52/SM33					
P53/SM34	4				
P54/SM41	4	0	Leave open.		
P55/SM42					
P56/SM43					
P57/SM44					
P60/SGOF/SGO	5				
P61/RCL/SGOA	5				
P62/RXD0	8	1/0	Input: Connect to V _{DD} or V _{SS} via a resistor individually.		
P63/TXD0	5	I/O	Output: Leave open.		
P64/TI20	8				
P65/TI21	8				
P80/S15					
P81/S14					
P82/S13		I/O			
P83/S12	47 D		Input: Connect to V _{DD} or V _{SS} via a resistor individually.		
P84/S11	17-B		Output: Leave open.		
P85/S10					
P86/S9					
P87/S8					
P90/TI22/S23	17-B				
P91/TI51/TO50/S22	17-B				
P92/TPO/S21	17-A				
P93/SCK31/S20		1/0	Input: Connect to V _{DD} or V _{SS} via a resistor individually.		
P94/SO31/SIO31/S19		I/O	Output: Leave open.		
P95/SI31/S18	17-B				
P96/S17					
P97/S16					
COM0-COM3	18	0	Leave open		
V_{LCD}	-	-	Connect to V _{SS}		
CRXD	1	I	Connect to V _{DD}		
CTXD	2	0	Leave open.		
RESET	1	I	-		
AV _{DD} / AV _{REF}	-	-	Connect to V _{DD}		
AV _{SS}	-	-	Connect to V _{SS}		
IC			Compact dispaths to M		
V_{PP}	-	-	Connect directly to V _{SS}		

Type 1 Type 5 $V_{\,DD}\,$ Data -○ IN/OUT -() IN Output disable Input disable Type 8 Type 2 Data -○ IN/OUT Output disable Data ⊸ OUT **⊸**N-ch Type 8-A Type 4 Pullup enable Data -≎ OUT Data Output disable -○ IN/OUT Output disable

Figure 2-2: Pin Input/Output Circuits (1/3)

Type 9 Type 17 V_{LC1} OUT Comparator ⊸ IN SEG Data V_{REF} (Threshold Voltage) V_{LC2} Input – enable Type 17-B Type 17-A Pullup Pullup enable enable V_{DD} Data Data -○ IN/OUT O IN/OUT Output Output **⊸**N-ch N-ch disable disable Input enable V_{LC0} $V_{LC1} \\$ V_{LC1} P-ch SEG Data SEG Data N-ch E N-ch $V_{LC2} \\$

Figure 2-2: Pin Input/Output Circuits (2/3)




Figure 2-2: Pin Input/Output Circuits (3/3)

[MEMO]

Chapter 3 CPU Architecture

3.1 Memory Space

The memory map of the µPD780824A is shown in Figure 3-1.

FFFFH Special Function Register (SFR) 256 x 8 bits FF20H FF1FH FF00H **FEFFH** General Registers 32 x 8 bits FEE0H **FEDFH** Internal High-speed RAM 1024 x 8 bits FE20H FB00H FAFFH Not usable FA80H FA7FH LCD Display RAM 28 x 4 bits FA64H FA63H 7FFFH Not usable Program Area 1000H 0FFFH F7E0H **CALLF Entry Area** F7DFH Expansion RAM 0800H 480 Bytes 07FFH (shared with DCAN) F600H Program Area F5FFH 0080H Not usable 007FH 8000H **CALLT Table Area** 7FFFH 0040H Internal ROM 003FH 32 Kbytes Vector Table Area 0000H 0000H

Figure 3-1: Memory Map of the μPD780824A

Note: In the expansion RAM between F600H and F7DFH it is **not** possible to do code execution.

The memory map of the $\mu PD780826A$ is shown in Figure 3-2.




Figure 3-2: Memory Map of the μPD780826A

Note: In the expansion RAM between F600H and F7DFH it is not possible to do code execution.

The memory map of the $\mu PD780828A$ is shown in Figure 3-3.




Figure 3-3: Memory Map of the μPD780828A

Notes: 1. In the expansion RAM between F000H and F3FFH it is possible to do code execution.

2. In the expansion RAM between F400H and F7DFH it is **not** possible to do code execution.

The memory map of the µPD78F0828A is shown in Figure 3-4.




Figure 3-4: Memory Map of the μPD78F0828A

Notes: 1. In the expansion RAM between F000H and F5FFH it is possible to do code execution.

2. In the expansion RAM between F600H and F7DFH it is **not** possible to do code execution.

Chapter 3 CPU Architecture

3.1.1 Internal program memory space

The internal program memory space stores programs and table data. This is generally accessed by the program counter (PC).

The µPD780828A Subseries have various size of internal ROMs or Flash EPROM as shown below.

Table 3-1: Internal ROM Capacities

Part Number	Internal ROM				
r art Number	Туре	Capacity			
μPD780824A	Mask ROM	32768 x 8-bits			
μPD780826A	Mask ROM	49152 x 8-bits			
μPD780828A	Mask ROM	61440 x 8-bits			
μPD78F0828A	Flash EEPROM	60928 x 8-bits			

The internal program memory is divided into three areas: vector table area, CALLT instruction table area, and CALLF instruction table area. These areas are described on the next page.

(1) Vector table area

The 64-byte area 0000H to 003FH is reserved as a vector table area. The $\overline{\text{RESET}}$ input and program start addresses for branch upon generation of each interrupt request are stored in the vector table area.

Of the 16-bit address, low-order 8 bits are stored at even addresses and high-order 8 bits are stored at odd addresses.

Table 3-2: Vectored Interrupts

Vector Table Address	Interrupt Request
0004H	INWDT
0006H	INTAD
0008H	INTOVF
000AH	INTTM20
000CH	INTTM21
000EH	INTTM22
0010H	INTP0
0012H	INTP1
0014H	INTP2
0016H	INTCE
0018H	INTCR
001AH	INTCT0
001CH	INTCT1
001EH	INTCSI30
0020H	INTSER0
0022H	INTSR0
0024H	INTST0
0026H	INTTM50
0028H	INTTM51
002AH	INTTM52
002EH	INTWTI
0030H	INTWT
0032H	INTCSI31
003EH	BRK

(2) CALLT instruction table area

The 64-byte area 0040H to 007FH can store the subroutine entry address of a 1-byte call instruction (CALLT).

(3) CALLF instruction entry area

The area 0800H to 0FFFH can perform a direct subroutine call with a 2-byte call instruction (CALLF).

3.1.2 Internal data memory space

The $\mu PD780828A$ Subseries units incorporate the following RAMs.

(1) Internal high-speed RAM

Table 3-3: Internal high-speed RAM

Device	Internal High Speed RAM
μPD780824A	1024 x 8 bits (FB00H to FEFFH)
μPD780826A	1024 x 8 bits (FB00H to FEFFH)
μPD780828A	1024 x 8 bits (FB00H to FEFFH)
μPD78F0828A	1024 x 8 bits (FB00H to FEFFH)

The 32-byte area FEE0H to FEFF is allocated with four general purpose register banks composed of eight 8-bit registers.

The internal high-speed RAM has to be used as stack memory.

(2) LCD-Display RAM

Buffer RAM is allocated to the 28 x 4 bits area from FA64H to FA7FH. LCD-Display RAM can also be used as normal RAM.

(3) Internal expansion RAM (including sharing with DCAN)

Table 3-4: Internal expansion RAM (including sharing with DCAN)

Device	Internal Expansion RAM
μPD780824A	480 x 8 bits (F600H to F7DFH)
μPD780826A	480 x 8 bits (F600H to F7DFH)
μPD780828A	2016 x 8 bits (F000H to F7DFH)
μPD78F0828A	2016 x 8 bits (F000H to F7DFH)

3.1.3 Special function register (SFR) area

An on-chip peripheral hardware special function register (SFR) is allocated in the area FF00H to FFFFH. (Refer to **Table 3-5**, "**Special Function Register List**," on page 67).

Caution: Do not access addresses where the SFR is not assigned.

3.1.4 Data memory addressing

The μ PD780828A Subseries is provided with a verity of addressing modes which take account of memory manipulability, etc. Special addressing methods are possible to meet the functions of the special function registers (SFRs) and general registers. The data memory space is the entire 64K-byte space (0000H to FFFFH).

Figures 3-5 to 3-8 show the data memory addressing modes.

For details of addressing, refer to 3.4 "Operand Address Addressing" on page 74.




Figure 3-5: Data Memory Addressing of µPD780824A

Note: In the expansion RAM between F600H and F7DFH it is not possible to do code execution.




Figure 3-6: Data Memory Addressing of µPD780826A

Note: In the expansion RAM between F600H and F7DFH it is not possible to do code execution.




Figure 3-7: Data Memory Addressing of µPD780828A

Notes: 1. In the expansion RAM between F000H and F3FFH it is possible to do code execution.

2. In the expansion RAM between F400H and F7DFH it is **not** possible to do code execution.




Figure 3-8: Data Memory Addressing of µPD78F0828A

Notes: 1. In the expansion RAM between F000H and F5FFH it is possible to do code execution.

2. In the expansion RAM between F600H and F7DFH it is **not** possible to do code execution.

3.2 Processor Registers

The µPD780828A Subseries units incorporate the following processor registers.

3.2.1 Control registers

The control registers control the program sequence, statuses, and stack memory. The control registers consist of a program counter, a program status word and a stack pointer.


(1) Program counter (PC)

The program counter is a 16-bit register which holds the address information of the next program to be executed.

In normal operation, the PC is automatically incremented according to the number of bytes of the instruction to be fetched. When a branch instruction is executed, immediate data and register contents are set.

RESET input sets the reset vector table values at addresses 0000H and 0001H to the program counter.

Figure 3-9: Program Counter Configuration




(2) Program status word (PSW)

The program status word is an 8-bit register consisting of various flags to be set/reset by instruction execution.

Program status word contents are automatically stacked upon interrupt request generation or PUSH PSW instruction execution and are automatically reset upon execution of the RETB, RETI and POP PSW instructions.

RESET input sets the PSW to 02H.

Figure 3-10: Program Status Word Configuration



Chapter 3 CPU Architecture

(a) Interrupt enable flag (IE)

This flag controls the interrupt request acknowledge operations of the CPU.

When 0, the IE is set to interrupt disabled (DI) status. All interrupts except non-maskable interrupt are disabled.

When 1, the IE is set to interrupt enabled (EI) status and interrupt request acknowledge is controlled with an in-service priority flag (ISP), an interrupt mask flag for various interrupt sources, and a priority specification flag.

The IE is reset to (0) upon DI instruction execution or interrupt request acknowledgement and is set to (1) upon EI instruction execution.

(b) Zero flag (Z)

When the operation result is zero, this flag is set (1). It is reset (0) in all other cases.

(c) Register bank select flags (RBS0 and RBS1)

These are 2-bit flags to select one of the four register banks.

In these flags, the 2-bit information which indicates the register bank selected by SEL RBn instruction execution is stored.

(d) Auxiliary carry flag (AC)

If the operation result has a carry from bit 3 or a borrow at bit 3, this flag is set (1). It is reset (0) in all other cases.

(e) In-service priority flag (ISP)

This flag manages the priority of acknowledge able maskable vectored interrupts. When 0, acknowledgment of the vectored interrupt request specified to low-order priority with the priority specify flag registers (PR0L, PR0H, and PR1L) is disabled. Whether an actual interrupt request is acknowledged or not is controlled with the interrupt enable flag (IE).


(f) Carry flag (CY)

This flag stores overflow and underflow upon add/subtract instruction execution. It stores the shiftout value upon rotate instruction execution and functions as a bit accumulator during bit manipulation instruction execution.

(3) Stack pointer (SP)

This is a 16-bit register to hold the start address of the memory stack area. Only the internal high-speed RAM area can be set as the stack area.

Figure 3-11: Stack Pointer Configuration



The SP is decremented ahead of write (save) to the stack memory and is incremented after read (reset) from the stack memory.

Each stack operation saves/resets data as shown in Figures 3-12 and 3-13.

Caution: Since RESET input makes SP contents indeterminate, be sure to initialize the SP before instruction execution.

Figure 3-12: Data to be Saved to Stack Memory





Figure 3-13: Data to be Reset to Stack Memory



3.2.2 General registers

A general register is mapped at particular addresses (FEE0H to FEFFH) of the data memory. It consists of 4 banks, each bank consisting of eight 8-bit registers (X, A, C, B, E, D, L, and H).

Each register can also be used as an 8-bit register. Two 8-bit registers can be used in pairs as a 16-bit register (AX, BC, DE, and HL).


They can be described in terms of function names (X, A, C, B, E, D, L, H, AX, BC, DE, and HL) and absolute names (R0 to R7 and RP0 to RP3).

Register banks to be used for instruction execution are set with the CPU control instruction (SEL RBn). Because of the 4-register bank configuration, an efficient program can be created by switching between a register for normal processing and a register for interruption for each bank.

16-Bit Processing 8-Bit Processing **FEFFH** R7 BANK0 RP3 R6 FEF8H R5 BANK1 RP2 R4 FEE0H R3 BANK2 RP1 R2 FEE8H R1 BANK3 RP0 R0 FEE0H 15

Figure 3-14: General Register Configuration
(a) Absolute Name

(b) Function Name



3.2.3 Special function register (SFR)

Unlike a general register, each special function register has special functions.

It is allocated in the FF00H to FFFFH area.

The special function registers can be manipulated in a similar way as the general registers, by using operation, transfer, or bit-manipulate instructions. The special function registers are read from and written to in specified manipulation bit units (1, 8, and/or 16) depending on the register type.

Each manipulation bit unit can be specified as follows.

1-bit manipulation

Describe the symbol reserved with assembler for the 1-bit manipulation instruction operand

This manipulation can also be specified with an address.

8-bit manipulation

Describe the symbol reserved with assembler for the 8-bit manipulation instruction operand

This manipulation can also be specified with an address.

16-bit manipulation

Describe the symbol reserved with assembler for the 16-bit manipulation instruction operand

When addressing an address, describe an even address.

Table 3-5, "Special Function Register List," on page 67 gives a list of special function registers. The meaning of items in the table is as follows.

Symbol

The assembler software RA78K0 translates these symbols into corresponding addresses where the special function registers are allocated. These symbols should be used as instruction operands in the case of programming.

This column shows whether the corresponding special function register can be read or written.

R/W: Both reading and writing are enabled.

: The value in the register can read out. A write to this register is ignored.

W : A value can be written to the register. Reading values from the register is impossible.

Manipulation

The register can be manipulated in bit units.

After reset

The register is set to the value immediately after the RESET signal is input.

Table 3-5: Special Function Register List (1/3)

Address	SFR Name	Symbol	R/W	Manipulation Bit Unit			After Reset
				1-bit	8-bit	16-bit	Reset
FF00H	Port 0	P0	R/W	×	×	-	00H
FF01H	Port 1	P1	R	×	×	-	00H
FF02H	Port 2	P2	R/W	×	×	-	00H
FF03H	Port 3	P3	R/W	×	×	-	00H
FF04H	Port 4	P4	R/W	×	×	-	00H
FF05H	Port 5	P5	R/W	×	×	-	00H
FF06H	Port 6	P6	R/W	×	×	-	00H
FF08H	Port 8	P8	R/W	×	×	-	00H
FF09H	Port 9	P9	R/W	×	×	-	00H
FF12H	8-bit timer register 50	TM50	R	-	×	-	00H
FF13H	8-bit timer register 51	TM51	R	-	×	-	00H
FF18H	Compare register 50	CR50	R/W	-	×	-	00H
FF19H	Compare register 51	CR51	R/W	-	×	-	00H
FF1BH	A/D conversion result register	ADCR1	R	-	×	-	00H
FF1FH	Serial I/O shift register 30	SIO30	R/W	-	×	-	00H
FF20H	Port mode register 0	PM0	R/W	×	×	-	FFH
FF22H	Port mode register 2	PM2	R/W	×	×	-	FFH
FF23H	Port mode register 3	PM3	R/W	×	×	-	FFH
FF24H	Port mode register 4	PM4	R/W	×	×	-	FFH
FF25H	Port mode register 5	PM5	R/W	×	×	-	FFH
FF26H	Port mode register 6	PM6	R/W	×	×	-	FFH
FF28H	Port mode register 8	PM8	R/W	×	×	-	FFH
FF29H	Port mode register 9	PM9	R/W	×	×	-	FFH
FF30H	Pull-up resistor option register 0	PU0	R/W	×	×	-	00H
FF33H	Pull-up resistor option register 3	PU3	R/W	×	×	-	00H
FF34H	Pull-up resistor option register 4	PU4	R/W	×	×	-	00H
FF36H	Pull-up resistor option register 6	PU6	R/W	×	×	-	00H
FF38H	Pull-up resistor option register 8	PU8	R/W	×	×	-	00H
FF39H	Pull-up resistor option register 9	PU9	R/W	×	×	-	00H
FF40H	Clock output select register	CKS	R/W	×	×	-	00H
FF41H	Watch timer mode register	WTM	R/W	×	×	-	00H
FF42H	Watchdog timer clock selection register	WDCS	R/W	×	×	-	00H
FF48H	Ext. INT rising edge enable register	EGP	R/W	×	×	-	00H
FF49H	Ext. INT falling edge enable register	EGN	R/W	×	×	-	00H
FF50H	Flash programming mode control register	FLPMC	R/W	×	×	-	08H
FF51H	Self-programming and oscillation control register	SPOC	R/W	×	×	-	08H
FF53H	Port function register 3	PF3	R/W	×	×	-	00H
FF54H	Port function register 4	PF4	R/W	×	×	-	00H
FF58H	Port function register 8	PF8	R/W	×	×	-	00H
FF59H	Port function register 9	PF9	R/W	×	×	-	00H
FF65H	16-bit timer mode control register 2	TMC2	R/W	×	×	-	00H

Table 3-5: Special Function Register List (2/3)

Address	SFR Name	Symbol	R/W	Manipulation Bit Unit			After
				1-bit	8-bit	16-bit	Reset
FF66H	Prescaler mode register 2	PRM2	R/W	-	×	-	00H
FF67H	Capture/Compare control register 2	CRC2	R/W	-	×	-	00H
FF68H	40 hit time on/occurate a manifestan 2	TMO					000011
FF69H	16-bit timer/counter register 2	TM2	R	-	-	×	0000H
FF6AH	16-bit capture register 20	CR20	R			~	0000H
FF6BH	To-bit capture register 20	CKZU	K	-	_	×	000011
FF6CH	16-bit capture register 21	CR21	R		_	×	0000H
FF6DH	10-bit capture register 21	ONZT		1		^	000011
FF6EH	16-bit capture register 22	CR22	R		_	×	0000H
FF6FH	To bit deptate register 22	OTTE	.,			^	000011
FF70H	8-bit timer mode control register 50	TMC50	R/W	×	×	-	00H
FF71H	Timer clock selection register 50	TCL50	R/W	-	×	-	00H
FF74H	8-bit timer mode control register 51	TMC51	R/W	×	×	-	00H
FF75H	Timer clock selection register 51	TCL51	R/W	-	×	-	00H
FF78H	8-bit timer mode control register 52	TMC52	R/W	×	×	-	00H
FF79H	Timer clock selection register 52	TCL52	R/W	-	×	-	00H
FF7BH	8-bit timer register 52	TM52	R	-	×	-	00H
FF7CH	Compare register 52	CR52	R/W	•	×	-	00H
FF90H	LCD display mode register	LCDM	R/W	×	×	-	00H
FF92H	LCD display control register	LCDC	R/W	×	×	-	00H
FF93H	LCD-C/D emulation register	LCDTM	W	-	×	-	00H
FF98H	A/D converter mode register 1	ADM1	R/W	×	×	-	00H
FF99H	Analog channel select register 1	ADS1	R/W	-	×	-	00H
FF9AH	Power fail comparator mode register	PFM	R/W	×	×	-	00H
FF9BH	Power fail comparator threshold register	PFT	R/W	-	×	-	00H
FFA0H	UART operation mode register	ASIM0	R/W	×	×	-	00H
FFA1H	UART receive status register	ASIS0	R	-	×	-	00H
FFA2H	Baud rate generator control register	BRGC0	R/W	-	×	-	00H
FFA3H	Transmit shift register	TXS0	W	ı	×	-	FFH
	Receive buffer register	RXB0	R	-	×	-	FFH
FFA8H	Serial mode register SIO30	CSIM30	R/W	×	×	-	00H
FFA9H	Serial I/O shift register SIO31	SIO31	R/W	•	×	-	00H
FFAAH	Serial mode register SIO31	CSIM31	R/W	×	×	-	00H
FFABH	2-wire/3-wire mode switch register	SIOSWI	R/W	×	×	-	00H
FFB0H	CAN control register	CANC	R/W	×	×	-	01H
FFB1H	Transmit control register	TCR	R/W	-	×	-	00H
FFB2H	Received message register	RMES	R	-	×	-	00H
FFB3H	Redefinition control register	REDEF	R/W	×	×	-	00H
FFB4H	CAN error status register	CANES	R/W	•	×	-	00H
FFB5H	Transmit error counter	TEC	R	-	×	-	00H
FFB6H	Receive error counter	REC	R	-	×	-	00H
FFB7H	Message count register	MCNT	R/W	-	×	-	00H
FFB8H	Bit rate prescaler	BRPRS	R/W	-	×	-	3FH

Chapter 3 CPU Architecture

Table 3-5: Special Function Register List (3/3)

Address	SFR Name	Symbol	R/W	Manipulation Bit Unit			After Reset
				1-bit	8-bit	16-bit	Reset
FFB9H	Synchronous control register 0	SYNC0	R/W	-	×	-	18H
FFBAH	Synchronous control register 1	SYNC1	R/W	-	×	-	0EH
FFBBH	Mask control register	MASKC	R/W	-	×	-	00H
FFBDH	Meter C/D prescaler switch register	SMSWI	R/W	×	×	-	00H
FFBFH	8-bit timer mode control register	MCNTC	R/W	-	×	-	00H
FFC0H	Sound generator control register	SGCR	R/W	×	×	-	00H
FFC1H	Sound generator amplitude register	SGAM	R/W	-	×	-	00H
FFC2H	Sound generator buzzer control register	SGBR	R/W	-	×	-	00H
FFC3H	Motor 1 compare register	MCMP10	R/W	-	×	-	00H
FFC4H	Motor 1 compare register	MCMP11	R/W	-	×	-	00H
FFC5H	Motor 2 compare register	MCMP20	R/W	-	×	-	00H
FFC6H	Motor 2 compare register	MCMP21	R/W	-	×	-	00H
FFC7H	Motor 3 compare register	MCMP30	R/W	-	×	-	00H
FFC8H	Motor 3 compare register	MCMP31	R/W	-	×	-	00H
FFC9H	Motor 4 compare register	MCMP40	R/W	-	×	-	00H
FFCAH	Motor 4 compare register	MCMP41	R/W	-	×	-	00H
FFCBH	Port mode control register	PMC	R/W	-	×	-	00H
FFCCH	Compare control register 1	MCMPC1	R/W	-	×	-	00H
FFCDH	Compare control register 2	MCMPC2	R/W	-	×	-	00H
FFCEH	Compare control register 3	MCMPC3	R/W	-	×	-	00H
FFCFH	Compare control register 4	MCMPC4	R/W	-	×	-	00H
FFE0H	Interrupt request flag register 0L	IF0L	R/W	×	×	×	00H
FFE1H	Interrupt request flag register 0H	IF0H	R/W	×	×	^	00H
FFE2H	Interrupt request flag register 1L	IF1L	R/W	×	×	×	00H
FFE4H	Interrupt mask flag register 0L	MK0L	R/W	×	×	· ·	FFH
FFE5H	Interrupt mask flag register 0H	MK0H	R/W	×	×	×	FFH
FFE6H	Interrupt mask flag register 1L	MK1L	R/W	×	×	×	FFH
FFE8H	Priority order specified flag 0L	PR0L	R/W	×	×	.,	FFH
FFE9H	Priority order specified flag 0H	PR0H	R/W	×	×	×	FFH
FFEAH	Priority order specified flag 1L	PR1L	R/W	×	×	×	FFH
FFF0H	Memory size switching register	IMS	R/W	-	×	-	CFH
FFF4H	Internal expansion RAM size switching register	IXS	R/W	-	×	-	Note
FFF9H	Watchdog timer mode register	WDTM	R/W	×	×	-	00H
FFFAH	Oscillation stabilisation time register	OSTS	R/W	-	×	-	04H
FFFBH	Processor clock control register	PCC	R/W	×	×	-	04H

Note: The values after reset depend on the product (see Table 23-4, "Values when the Internal Expansion RAM Size Switching Register is Reset," on page 389).

3.3 Instruction Address Addressing

An instruction address is determined by program counter (PC) contents. The PC contents are normally incremented (+1 for each byte) automatically according to the number of bytes of an instruction to be fetched each time another instruction is executed. However, when a branch instruction is executed, the branch destination information is set to the PC and branched by the following addressing. (For details of instructions, refer to **78K/0 User's Manual - Instructions (U12326E)**.

3.3.1 Relative addressing

The value obtained by adding 8-bit immediate data (displacement value: jdisp8) of an instruction code to the start address of the following instruction is transferred to the program counter (PC) and branched. The displacement value is treated as signed two's complement data (-128 to +127) and bit 7 becomes a sign bit.

In other words, the range of branch in relative addressing is between -128 and +127 of the start address of the following instruction. This function is carried out when the BR \$addr16 instruction or a conditional branch instruction is executed.




Figure 3-15: Relative Addressing

When S = 0, all bits of a are 0. When S = 1, all bits of a are 1.


3.3.2 Immediate addressing

Immediate data in the instruction word is transferred to the program counter (PC) and branched. This function is carried out when the CALL!addr16 or BR!addr16 or CALLF!addr11 instruction is executed


CALL!addr16 and BR!addr16 instructions can branch to all the memory space.

CALLF!addr11 instruction branches to the area from 0800H to 0FFFH.

Figure 3-16: Immediate Addressing
(a) In the case of CALL!addr16 and BR!addr16 instructions



(b) In the case of CALLF!addr11 instruction



3.3.3 Table indirect addressing

Table contents (branch destination address) of the particular location to be addressed by bits 1 to 5 of the immediate data of an operation code are transferred to the program counter (PC) and branched. Table indirect addressing is carried out when the CALLT [addr5] instruction is executed. This instruction can refer to the address stored in the memory table 40H to 7FH and branch to all the memory space.




Figure 3-17: Table Indirect Addressing

3.3.4 Register addressing

Register pair (AX) contents to be specified with an instruction word are transferred to the program counter (PC) and branched.

This function is carried out when the BR AX instruction is executed.

Figure 3-18: Register Addressing



3.4 Operand Address Addressing

The following methods are available to specify the register and memory (addressing) which undergo manipulation during instruction execution.

3.4.1 Implied addressing

The register which functions as an accumulator (A and AX) in the general register is automatically (implicitly) addressed.

Of the µPD780828A Subseries instruction words, the following instructions employ implied addressing.

Table 3-6: Implied Addressing

Instruction	Register to be Specified by Implied Addressing
MULU	A register for multiplicant and AX register for product storage
DIVUW	AX register for dividend and quotient storage
ADJBA/ADJBS	A register for storage of numeric values which become decimal correction targets
ROR4/ROL4	A register for storage of digit data which undergoes digit rotation

Operand format

Because implied addressing can be automatically employed with an instruction, no particular operand format is necessary.

Description example

In the case of MULU X

With an 8-bit x 8-bit multiply instruction, the product of A register and X register is stored in AX. In this example, the A and AX registers are specified by implied addressing.

3.4.2 Register addressing

The general register is accessed as an operand. The general register to be accessed is specified with register bank select flags (RBS0 and RBS1) and register specify code (Rn, RPn) in the instruction code.

Register addressing is carried out when an instruction with the following operand format is executed. When an 8-bit register is specified, one of the eight registers is specified with 3 bits in the operation code.

Operand format

Table 3-7: Register Addressing


Identifier	Description		
r	X, A, C, B, E, D, L, H		
rp	AX, BC, DE, HL		

'r' and 'rp' can be described with function names (X, A, C, B, E, D, L, H, AX, BC, DE and HL) as well as absolute names (R0 to R7 and RP0 to RP3).


Description example

Figure 3-19: Register Addressing

(a) MOV A, C; when selecting C register as r



(b) INCW DE; when selecting DE register pair as rp



3.4.3 Direct addressing

The memory indicated by immediate data in an instruction word is directly addressed.

Operand format


Table 3-8: Direct addressing

Identifier	Description
addr16	Label or 16-bit immediate data

Description example

MOV A, !0FE00H; when setting !addr16 to FE00H

Figure 3-20: Direct addressing



3.4.4 Short direct addressing

The memory to be manipulated in the fixed space is directly addressed with 8-bit data in an instruction word.

The fixed space to which this addressing is applied to is the 256-byte space, from FE20H to FF1FH. An internal high-speed RAM and a special function register (SFR) are mapped at FE20H to FEFFH and FF00H to FF1FH, respectively.

The SFR area where short direct addressing is applied (FF00H to FF1FH) is a part of the SFR area. In this area, ports which are frequently accessed in a program, a compare register of the timer/event counter, and a capture register of the timer/event counter are mapped and these SFRs can be manipulated with a small number of bytes and clocks.

When 8-bit immediate data is at 20H to FFH, bit 8 of an effective address is set to 0. When it is at 00H to 1FH, bit 8 is set to 1. Refer to Figure 3-21 below.

Operand format


Table 3-9: Short direct addressing

Identifier	Description
saddr	Label of FE20H to FF1FH immediate data
saddrp	Label of FE20H to FF1FH immediate data (even address only)


Figure 3-21: Short direct addressing

(a) Description example

MOV 0FE30H, #50H; when setting saddr to FE30H and immediate data to 50H.



(b) Illustration



When 8-bit immediate data is 20H to FFH, $\alpha = 0$ When 8-bit immediate data is 00H to 1FH, $\alpha = 1$

3.4.5 Special function register (SFR) addressing

The memory-mapped special function register (SFR) is addressed with 8-bit immediate data in an instruction word.

This addressing is applied to the 240-byte spaces FF00H to FFCFH and FFE0H to FFFFH. However, the SFR mapped at FF00H to FF1FH can be accessed with short direct addressing.


Operand format

Table 3-10: Special-Function Register (SFR) Addressing


Identifier	Description
sfr	Special-function register name
sfrp	16-bit manipulatable special-function register name (even address only)

Figure 3-22: Special-Function Register (SFR) Addressing
(a) Description example

MOV PM0, A; when selecting PM0 (FE20H) as sfr



(b) Illustration



3.4.6 Register indirect addressing

The memory is addressed with the contents of the register pair specified as an operand. The register pair to be accessed is specified with the register bank select flag (RBS0 and RBS1) and the register pair specify code in the instruction code. This addressing can be carried out for all the memory spaces.

Operand format

Table 3-11: Register indirect addressing

Identifier	Description
-	[DE], [HL]


Figure 3-23: Register indirect addressing

(a) Description example

MOV A, [DE]; when selecting [DE] as register pair

Operation code 1 0 0 0 0 1 0 1

(b) Illustration



3.4.7 Based addressing

8-bit immediate data is added to the contents of the base register, that is, the HL register pair, and the sum is used to address the memory. The HL register pair to be accessed is in the register bank specified with the register bank select flags (RBS0 and RBS1). Addition is performed by expanding the offset data as a positive number to 16 bits. A carry from the 16th bit is ignored. This addressing can be carried out for all the memory spaces.

Operand format

Table 3-12: Based addressing

Identifier	Description
	[HL + byte]

Figure 3-24: Based addressing description example

MOV A, [HL + 10H]; when setting byte to 10H

Operation code 1 0 1 0 1 1 1 0

0 0 0 1 0 0 0 0

3.4.8 Based indexed addressing

The B or C register contents specified in an instruction are added to the contents of the base register, that is, the HL register pair, and the sum is used to address the memory. The HL, B, and C registers to be accessed are registers in the register bank specified with the register bank select flag (RBS0 and RBS1).

Addition is performed by expanding the contents of the B or C register as a positive number to 16 bits. A carry from the 16th bit is ignored. This addressing can be carried out for all the memory spaces.

Operand format

Table 3-13: Based indexed addressing

Identifier	Description
	[HL + B], [HL + C]

Figure 3-25: Based indexed addressing description example

In the case of MOV A, [HL + B]

Operation code 1 0 1 0 1 0 1 1

Chapter 3 CPU Architecture

3.4.9 Stack addressing

The stack area is indirectly addressed with the stack pointer (SP) contents.

This addressing method is automatically employed when the PUSH, POP, subroutine call and RETURN instructions are executed or the register is saved/reset upon generation of an interrupt request. Stack addressing enables to address the internal high-speed RAM area only.

Figure 3-26: Stack addressing description example

In the case of PUSH DE

Operation code 1 0 1 1 0 1 0 1

Chapter 4 Port Functions

4.1 Port Functions

The μ PD780828A Subseries units incorporate five input ports and thirty-eight input/output ports. Figure 4-1 shows the port configuration. Every port is capable of 1-bit and 8-bit manipulations and can carry out considerably varied control operations. Besides port functions, the ports can also serve as on-chip hardware input/output pins.




Figure 4-1: Port Types

Table 4-1: Pin Input/Output Types (1/2)

Input/ Output	Pin Name	Function	Alternate Function	After Reset
	P00	Port 0	INTP0	Input
Input/ Output	P01	4-bit input/output port Input/output mode can be specified bit-wise	INTP1	Input
	P02	If used an input port, a pull-up resistor can be connected by	INTP2	Input
	P03	software bit-wise	CCLK	Input
Input	P10-P14	Port 1 5-bit input only port	AN10-AN17	Input
	P20		SM11	Output
	P21		SM12	
	P22		SM13	1
04	P23	Port 2	SM14	
Output	P24	8-bit output only port	SM21	Hi-z
	P25		SM22	=
	P26		SM23	-
	P27		SM24	=
	P34		TI50/TO50/S27	Input
Input/	P35	Port 3	SCK30/S26	Input
Output	P36	4 bit input/output port Input/output mode can be specified bit-wise	S030/S25	Input
	P37	<u> </u>	SI30/S24	Input
Input/ Output	P40-P47	Port 4 8-bit input/output port Input/output mode can be specified bit-wise This port can be used as a segment signal output port or an I/O port, in an 8-bit unit setting the port function	S0-S7	Input
	P50		SM31	
	P51	1	SM32	
	P52		SM33	
Output	P53	Port 5	SM34	
Output	P54	8-bit output only port	SM41	Hi-z
	P55		SM42	
	P56		SM43	
	P57		SM44	
	P60		SGOF-SGO	
	P61	1	SGOA-PCL	1
Input/	P62	Port 6	RXD0	laa
Output	P63	6-bit input/output port Input/output mode can be specified bit-wise	TXD0	Input
	P64	1	TI20	
	P65	1	TI21	

Chapter 4 Port Functions

Table 4-1: Pin Input/Output Types (2/2)

Input/ Output	Pin Name	Function	Alternate Function	After Reset
Input/ Output	P80-P87	Port 8 8-bit input/output port Input/output mode can be specified bit-wise If used an input port, a pull-up resistor can be connected by software This port can be used as a segment signal output port or an I/O port, in an 1-bit units by setting the port function	S15-S8	Input
	P90		TI22/S23	
	P91		TO51/TI51/S22	Input
	P92	Port 9	TP0/S21	
Input/	P93	8-bit input/output port Input/output mode can be specified bit-wise	SCK31/S20	
Output	P94	This port can be used as a segment signal output port or an	SO31/SIO31/S19	
	P95	I/O port, in an 1-bit units by setting the LCD control register	SI31/S18	
	P96		S17	
	P97		S16	

4.2 Port Configuration

A port consists of the following hardware:

Table 4-2: Port Configuration

Item	Configuration				
Control register	Port mode register (PMm: $m = 0, 2$ to 6, 8, 9) Pull-up resistor option register (PUm: $m = 0, 3, 4, 6, 8, 9$) Port function register (PFm: $m = 3, 4, 8, 9$)				
Port	Total: 79 ports				
Pull-up resistor	Mask ROM versions	Total: 38 pins			
Full-up resistor	μPD78F0828A Total: 38 pins				

4.2.1 Port 0

Port 0 is an 4-bit input/output port with output latch. P00 to P03 pins can specify the input mode/output mode in 1-bit units with the port mode register 0 (PM0). When P00 to P03 pins are used as input pins, a pull-up resistor can be connected to them bit-wise with the pull-up resistor option register (PUm). Dual-function includes external interrupt request input and the external clock input for the DCAN peripheral.

RESET input sets port 0 to input mode.

Figure 4-2 shows block diagram of port 0.

Caution: Because port 0 also serves for external interrupt request input, when the port function output mode is specified and the output level is changed, the interrupt request flag is set. Thus, when the output mode is used, set the interrupt mask flag to 1, in order to avoid an factorized interrupt.




Figure 4-2: P00 to P03 Configurations

Remarks: 1. PU0 : Pull-up resistor option register

PM : Port mode register
 RD : Port 0 read signal
 WR : Port 0 write signal


4.2.2 Port 1

Port 1 is an 5-bit input only port.

Dual-functions include an A/D converter analog input.

Figure 4-3 shows a block diagram of port 1.

Figure 4-3: P10 to P14 Configurations



Remark: RD: Port 1 read signal

4.2.3 Port 2

Port 2 is an 8-bit output port with output latch. P20 to P27 goes into a high impedance state when the port mode register 2 is set to 1.

Dual-function includes meter control PWM output.

RESET input sets port 2 to high-impedance state.

Figure 4-4 shows a block diagram of port 2.

Caution: When port 2 is set to 1, the read back from output latch operation is enabled.

When port 2 is set to 0, the read back from output latch operation is disabled.

RD
WRPORT
Output Latch Note 1
(P20 to P27)

PM20 to PM27

Dual Function Note 2

Figure 4-4: P20 to P27 Configurations

Remarks: 1. PM : Port mode register

2. RD : Port 2 read signal3. WR : Port 2 write signal

Notes: 1. Set output latch to 0 when dual function shall be applied to output.

4.2.4 Port 3

Port 3 is an 4-bit input/output port with output latch. P34 to P37 pins can specify the input mode/output mode in 1-bit units with the port mode register 3 (PM3). When P34 to P37 are used as input pins, pull-up resistors can be connected bit-wise with the pull-up resistor option register (PU3). Dual-function includes timer input/output, serial interface data input/output, serial interface clock input/output and segment signal output of the LCD controller/driver.

RESET input sets port 3 to input mode.

Figure 4-5 shows a block diagram of port 3.

Caution: When used as segment lines, set the port function (PF3) according to its function.




Figure 4-5: P34 to P37 Configurations

Remarks: 1. PM : Port mode register

RD : Port 3 read signal
 WR : Port 3 write signal

Notes: 1. Set output latch to 0 when dual function shall be applied to output.

4.2.5 Port 4

This is an 8-bit input/output port with output latches. Input mode/output mode can be specified in 1-bit units with the port mode register 4. When P40 to P47 are used as input pins, pull-up resistors can be connected bit-wise with the pull-up resistor option register (PU4).

These pins are dual function pin and serve as segment signal output of LCD controller/driver. RESET input sets the input mode.

The port 4 block diagram is shown in Figure 4-6.

Caution: When used as segment lines, set the port function (PF4) according to its function.




Figure 4-6: P40 to P47 Configurations

Remarks: 1. PUO : Pull-up resistor option register

PM : Port mode register
 RD : Port 4 read signal
 WR : Port 4 write signal

Notes: 1. Set output latch to 0 when dual function shall be applied to output.

4.2.6 Port 5

Port 5 is an 8-bit output port with output latch. P50 to P57 goes into a high-impedance state when the port mode register 5 is set to 1.

The dual-function includes meter control PWM output.

RESET input sets port 5 to high-impedance state.

Figure 4-7 shows a block diagram of port 5.

Caution: When port 5 is set to 1, the read back from output latch operation is enabled. When port 5 is set to 0, the read back from output latch operation is disabled.

P50/SM31 to P53/SM34
P54/SM41 to P57/SM44

WRPM

PM50 to PM57

Dual Function

Note 2

Figure 4-7: P50 to P57 Configurations

Remarks: 1. PM : Port mode register

RD : Port 5 read signal
 WR : Port 5 write signal

Notes: 1. Set output latch to 0 when dual function shall be applied to output.

4.2.7 Port 6


Port 6 is an 6-bit input/output port with output latch. P60 to P65 pins can specify the input mode/output mode in 1-bit units with the port mode register 6 (PM6). When P62 to P65 are used as input pins, pull-up resistors can be connected bit-wise with the pull-up resistor option register (PU6).

The dual-function includes the asynchronous serial interface receive/transmit, the timer capture input of TM2 and the sound generator output.

RESET input sets port 6 to input mode.

Figure 4-8 shows block diagrams of port 6.

Figure 4-8: P60 to P65 Configurations



Remarks: 1. PM : Port mode register

2. RD : Port 6 read signal3. WR : Port 6 write signal

Note: Set output latch to 0 when dual function shall be applied to output.

Caution: The pull-up option is not available for P60 and P61.

4.2.8 Port 8

This is a 8-bit input/output port with output latches. Input mode/output mode can be specified in 1-bit units with a port mode register 8. When P80 to P87 are used as input pins, pull-up resistors can be connected bit-wise with the pull-up resistor option register (PU8).

Dual-function includes segment signal output of LCD controller/driver.

RESET input sets the input mode.

Port 8 block diagram is shown in Figure 4-9.

Caution: When used as segment lines, set the port function PF8 according to its functions.




Figure 4-9: P80 to P87 Configurations

Remarks: 1. PM : Port mode register

2. RD : Port 7 read signal3. WR : Port 7 write signal

Notes: 1. Set output latch to 0 when dual function shall be applied to output.

4.2.9 Port 9

This is a 8-bit input/output port with output latches. Input mode/output mode can be specified in 1-bit units with the port mode register 9. When P90 to P97 are used as input pins, pull-up resistors can be connected bit-wise with the pull-up resistor option register (PU9).

These pins are dual function pin and serve as segment signal output of LCD controller/driver. RESET input sets the input mode.

The port 9 block diagram is shown in Figure 4-10.

Caution: See port 4 with change to PF4.




Figure 4-10: P90 to P97 Configurations

Remarks: 1. PUO : Pull-up resistor option register

PM : Port mode register
 RD : Port 13 read signal
 WR : Port 13 write signal

Notes: 1. Set output latch to 0 when dual function shall be applied to output.

4.3 Port Function Control Registers

The following three types of registers control the ports.

- Port mode registers (PM0, PM2 to PM6, PM8, PM9)
- Pull-up resistor option register (PU0, PU3, PU4, PU6, PU8, PU9)
- Port function registers (PF3, PF4, PF8, PF9)

(1) Port mode registers (PM0, PM2 to PM6, PM8, PM9)

These registers are used to set port input/output in 1-bit units.

PM0, PM2 to PM6, PM8 and PM9 are independently set with a 1-bit or 8-bit memory manipulation instruction.

RESET input sets registers to FFH.

When port pins are used as alternate-function pins, set the port mode register and output latch according to the function.

Cautions: 1. Pins P10 to P14 are input-only pins.

2. As port 0 has an alternate function as external interrupt request input, when the port function output mode is specified and the output level is changed, the interrupt request flag is set. When the output mode is used, therefore, the interrupt mask flag should be set to 1 beforehand.

Figure 4-11: Port Mode Register Format

	7	6	5	4	3	2	1	0	R/W	Address	After Reset
PM0	1	1	1	1	PM03	PM02	PM01	PM00	R/W	FF20H	FFH
•									•		
	7	6	5	4	3	2	1	0	R/W	Address	After Reset
РМ3	PM37	PM36	PM35	PM34	1	1	1	1	R/W	FF23H	FFH
•									_		
	7	6	5	4	3	2	1	0	R/W	Address	After Reset
PM4	PM47	PM46	PM45	PM44	PM43	PM42	PM41	PM40	R/W	FF24H	FFH
•									_'		
	7	6	5	4	3	2	1	0	R/W	Address	After Reset
PM6	1	1	PM65	PM64	PM63	PM62	PM61	PM60	R/W	FF26H	FFH
•									_'		
_	7	6	5	4	3	2	1	0	R/W	Address	After Reset
PM8	PM87	PM86	PM85	PM84	PM83	PM82	PM81	PM80	R/W	FF28H	FFH
·											
_	7	6	5	4	3	2	1	0	R/W	Address	After Reset
PM9	PM97	PM96	PM95	PM94	PM93	PM92	PM91	PM90	R/W	FF29H	FFH

PMmn	PMmn Pin Input/Output Mode Selection (m = 0, 3, 4, 6, 8, 9; n = 0 - 7)
0	Output mode (output buffer ON)
1	Input mode (output buffer OFF)

	7	6	5	4	3	2	1	0	R/W	Address	After Reset
PM2	PM27	PM26	PM25	PM24	PM23	PM22	PM21	PM20	R/W	FF22H	FFH
	7	6	5	4	3	2	1	0	R/W	Address	After Reset
PM5	PM57	PM56	PM55	PM54	PM53	PM52	PM51	PM50	R/W	FF25H	FFH

PMmn	PMmn Pin Output Buffer Selection $(m = 2, 5; n = 0 - 7)$				
0	Output mode (output buffer ON)				
1	Hi-Z mode (output buffer OFF)				

(2) Pull-up resistor option register (PU0, PU3, PU4, PU6, PU8, PU9)

This register is used to set whether to use an internal pull-up resistor at each port or not. A pull-up resistor is internally used at bits which are set to the input mode at a port where on-chip pull-up resistor use has been specified with PUm (m = 0, 3, 4, 6, 8, 9). No on-chip pull-up resistors can be used to the bits set to the output mode, irrespective of PU setting.

PUm is set with an 1-bit or an 8-bit memory manipulation instruction.

RESET input sets this register to 00H.

Figure 4-12: Pull-Up Resistor Option Register (PUm) Format

	7	6	5	4	3	2	1	0	R/W	Address	After Reset
PU0	0	0	0	0	PU03	PU02	PU01	PU00	R/W	FF30H	00H
	7	6	5	4	3	2	1	0	R/W	Address	After Reset
PU3	PU37	PU36	PU35	PU34	0	0	0	0	R/W	FF33H	00H
<u>.</u>	7	6	5	4	3	2	1	0	R/W	Address	After Reset
PU4	PU47	PU46	PU45	PU44	PU43	PU42	PU41	PU40	R/W	FF34H	00H
_	7	6	5	4	3	2	1	0	R/W	Address	After Reset
PU6	0	0	PF65	PF64	PF63	PF62	0	0	R/W	FF36H	00H
	7	6	5	4	3	2	1	0	R/W	Address	After Reset
PU8	PU87	PU86	PU85	PU84	PU83	PU82	PU81	PU80	R/W	FF38H	00H
	7	6	5	4	3	2	1	0	R/W	Address	After Reset
PU9	PU97	PU96	PU95	PU94	PU93	PU92	PU91	PU90	R/W	FF39H	00H

PUmn	PUmn Pin Internal Pull-up Resistor Selection (m = 0, 3, 4, 6, 8, 9; n = 0 - 7)				
0	On-chip pull-up resistor not used				
1	On-chip pull-up resistor used				

Remark: The pull-up option is not available for P60 and P61.

Caution: Once the software can't use pull-up resistors are connected by setting 1 to the pull-up resistor option register, they are not disconnected even in output mode. To switch off the pull-up resistors must be written to the pull-up resistor option register.

Chapter 4 Port Functions

(3) Port function register (PF3, PF4, PF8 and PF9)

This register is used to set the LCD segment function of ports 3, 4, 8 and 9. PF3, PF8 and PF9 are set with an 1-bit or 8-bit manipulation instruction. PF4 is set with an 8-bit manipulation instruction.

RESET input sets this register to 00H.

Figure 4-13: Port Function Register (PF3, PF4, PF8 and PF9) Format

	7	6	5	4	3	2	1	0	R/W	Address	After Reset
PF3	PF37	PF36	PF35	PF34	0	0	0	0	R/W	FF53H	00H
•									_		
	7	6	5	4	3	2	1	0	R/W	Address	After Reset
PF4	PF47	PF46	PF45	PF44	PF43	PF42	PF41	PF40	R/W	FF54H	00H
•									_		
	7	6	5	4	3	2	1	0	R/W	Address	After Reset
PF8	PF87	PF86	PF85	PF84	PF83	PF82	PF81	PF80	R/W	FF58H	00H
									_		
	7	6	5	4	3	2	1	0	R/W	Address	After Reset
PF9	PF97	PF96	PF95	PF94	PF93	PF92	PF91	PF90	R/W	FF59H	00H

PFmn	PFmn Port Function Selection (m = 3, 4, 8, 9; n = 0 - 7)				
0	Port function				
1	LCD segment function				

Caution: For PF4 it is only allowed to set 00H or FFH. For PF3 only the 4 MSB are relevant.

4.4 Port Function Operations

Port operations differ depending on whether the input or output mode is set, as shown below.

4.4.1 Writing to input/output port

(1) Output mode

A value is written to the output latch by a transfer instruction, and the output latch contents are output from the pin.

Once data is written to the output latch, it is retained until data is written to the output latch again.

(2) Input mode

A value is written to the output latch by a transfer instruction, but since the output buffer is OFF, the pin status does not change.

Once data is written to the output latch, it is retained until data is written to the output latch again.

Caution: In the case of 1-bit memory manipulation instruction, although a single bit is manipulated the port is accessed as an 8-bit unit. Therefore, on a port with a mixture of input and output pins, the output latch contents for pins specified as input are undefined except for the manipulated bit.

4.4.2 Reading from input/output port

(1) Output mode

The output latch contents are read by a transfer instruction. The output latch contents do not change.

(2) Input mode

The pin status is read by a transfer instruction. The output latch contents do not change.

4.4.3 Operations on input/output port

(1) Output mode

An operation is performed on the output latch contents, and the result is written to the output latch. The output latch contents are output from the pins.

Once data is written to the output latch, it is retained until data is written to the output latch again.

(2) Input mode

The output latch contents are undefined, but since the output buffer is OFF, the pin status does not change.

Caution: In the case of 1-bit memory manipulation instruction, although a single bit is manipulated the port is accessed as an 8-bit unit. Therefore, on a port with a mixture of input and output pins, the output latch contents for pins specified as input are undefined, even for bits other than the manipulated bit.

[MEMO]

Chapter 5 Clock Generator

5.1 Clock Generator Functions

The clock generator generates the clock to be supplied to the CPU and peripheral hardware. The following type of system clock oscillators is available.

(1) Main system clock oscillator

This circuit oscillates at frequencies of 4 to 8.38 MHz. Oscillation can be stopped by executing the STOP instruction or setting the processor clock control register.


5.2 Clock Generator Configuration

The clock generator consists of the following hardware.

Table 5-1: Clock Generator Configuration

Item	Configuration		
Control register	Processor clock control register (PCC)		
Oscillator	Main system clock oscillator		
Oscillatol	Subsystem clock oscillator		

Figure 5-1: Block Diagram of Clock Generator



Note: The Standby function is described in the Chapter 21 "Standby Function" on page 373".

5.3 Clock Generator Control Register

The clock generator is controlled by the processor clock control register (PCC).

(1) Processor clock control register (PCC)

The PCC selects a CPU clock and the division ratio at the CPU clock. The PCC is set with a 1-bit or 8-bit memory manipulation instruction. RESET input sets the PCC to 04H.

Figure 5-2: Processor Clock Control Register Format

	7	6	5	4	3	2	1	0	R/W	Address	After Reset
PCC	0	0	0	0	0	PCC2	PCC1	PCC0	R/W	FFFBH	04H

PCC2	PCC1	PCC0	CPU Clock Selection (f _{CPU})
0	0	0	f _X
0	0	1	f _X /2
0	1	0	$f_{\chi}/2^2$
0	1	1	$f_{\chi}/2^3$
1	0	0	f _X /2 ⁴
Oth	ner than ab	ove	Setting prohibited

Caution: Bit 3 to Bit 7 must be set to 0.

Remark: f_X: Main system clock oscillation frequency

5.4 System Clock Oscillator

5.4.1 Main system clock oscillator


The main system clock oscillator oscillates with a crystal resonator or a ceramic resonator (standard: 8.0 MHz) connected to the X1 and X2 pins.

External clocks can be input to the main system clock oscillator. In this case, the clock signal is supplied to the X1 pin and the X2 pin has to be left open.


Figure 5-3 shows an external circuit of the main system clock oscillator.

Figure 5-3: External Circuit of Main System Clock Oscillator

(a) Crystal and ceramic oscillation




(b) External clock



Caution: Do not execute the STOP instruction if an external clock is input. This is because when the STOP instruction is used the main system clock operation stops and the X2 pin is connected to VDD1 via a pull-up resistor.

Figure 5-4: Examples of Oscillator with Bad Connection (1/3)

(a) Wiring of connection circuits is too long



(b) A signal line crosses over oscillation circuit lines





Figure 5-4: Examples of Oscillator with Bad Connection (2/3)

(c) Changing high current is too near a signal conductor



(d) Current flows through the grounding line of the oscillator (potential at points A, B, and C fluctuate)





Figure 5-4: Examples of Oscillator with Bad Connection (3/3)

(e) Signals are fetched



5.5 Clock Generator Operations

The clock generator generates the following various types of clocks and controls the CPU operating mode including the standby mode.

- Main system clock f_X
- CPU clock f_{CPU}
- · Clock to peripheral hardware

The following clock generator functions and operations are determined with the processor clock control register (PCC).

- (a) Upon generation of $\overline{\text{RESET}}$ signal, the lowest speed mode of the main system clock (4 µs when operated at 8.0 MHz) is selected (PCC = 04H). Main system clock oscillation stops while low level is applied to $\overline{\text{RESET}}$ pin.
- (b) With the main system clock selected, one of the five CPU clock stages (f_X , $f_X/2$, $f_X/2^3$ or $f_X/2^4$) can be selected by setting the PCC.
- (c) With the main system clock selected, two standby modes, the STOP and HALT modes, are available.

5.6 Changing System Clock and CPU Clock Settings

5.6.1 Time required for switchover between system clock and CPU clock

The system clock and CPU clock can be switched over by means of bit 0 to bit 2 (PCC0 to PCC2) of the processor clock control register (PCC).

The actual switchover operation is not performed directly after writing to the PCC, but operation continues on the pre-switchover clock for several instructions (see Table 5-2).


Table 5-2: Maximum Time Required for CPU Clock Switchover


	/alues vitchov			Set Values before Switchover													
PCC2	PCC1	DCC0	PCC2	PCC2 PCC1 PCC0		PCC2	PCC1	PCC0	PCC2	PCC1	PCC0	PCC2	PCC1	PCC0	PCC2	PCC1	PCC0
F 0 0 2	1001	1000	0	0	0	0	0	1	0	1	0	0	1	1	1	0	0
0	0	0				8 instructions			4 in	structi	ons	2 in	structi	ons	1 instruction		
0	0	1	16 iı	16 instructions		ns			4 in	structi	ons	2 in	structi	ons	1 iı	nstruct	ion
0	1	0	16 iı	16 instructions		16 instructions 8 instructions					2 instructions			1 instruction			
0	1	1	16 instructions		8 instructions		4 instructions		ons				1 ii	nstruct	ion		
1	0	0	16 ir	16 instructions		8 in	structi	ons	4 instructions		2 in	structi	ons				

5.6.2 System clock and CPU clock switching procedure

This section describes switching procedure between system clock and CPU clock.

Figure 5-5: System Clock and CPU Clock Switching





- (1) The CPU is reset by setting the RESET signal to low level after power-on. After that, when reset is released by setting the RESET signal to high level, main system clock starts oscillation. At this time, oscillation stabilization time (2¹⁷/f_χ) is secured automatically. After that, the CPU starts executing the instruction at the minimum speed of the main system clock (4 μs when operated at 8.0 MHz).
- (2) After the lapse of a sufficient time for the V_{DD} voltage to increase to enable operation at maximum speeds, the processor clock control register (PCC) is rewritten and the maximum-speed operation is carried out.

[MEMO]

Chapter 6 16-Bit Timer 2

6.1 16-Bit Timer 2 Functions

The 16-bit timer 2 (TM2) has the following functions.

- · Pulse width measurement
- · Divided output of input pulse
- Time stamp function for the DCAN

Figure 6-1 shows 16-Bit Timer 2 Block Diagram.

Internal bus Capture pulse control register (CRC2) Prescaler mode 16-bit timer mode control register (TMC2) register (PRM2) ES21 ES20 ES11 ES10 ES01 ES00 PRM21 PRM20 CRC21CRC2 TMC22 TPOF fx/4 Selector fx/8 - INTOVF 16-bit timer register (TM2) fx/32 fx/128 ES21, ES20 Prescaler Noise rejection Edge detection 16-bit capture register (CR22) TI22/S23/P90 1/2, 1/4, 1/8 circuit - INTTM22 ES11, ES10 TI21/P65 Noise rejection Edge detection 16-bit capture register (CR21) circuit ES01, ES00 ► INTTM21 dge detection Noise reiection TI20/P64 16-bit capture register (CR20) circuit - INTTM20 TPO/S21/P92 TPOE O DCAN Internal bus

Figure 6-1: Timer 2 (TM2) Block Diagram

(1) Pulse width measurement

TM2 can measure the pulse width of an external input signal.

(2) Divided output of input pulse

The frequency of an input signal can be divided and the divided signal can be output.

(3) Timer stamp function for the DCAN

An internal signal output of the DCAN-module can be used to build a time stamp function of the system (please refer to the chapter of the DCAN-module).

6.2 16-Bit Timer 2 Configuration

Timer 2 consists of the following hardware.

Table 6-1: Timer 2 Configuration

Item	Configuration
Timer register	16 bits x 1 (TM2)
Register	Capture register: 16 bits × 3 (CR20 to CR22)
	16 bit timer mode control register (TMC2)
Control register	Capture pulse control register (CRC2)
	Prescaler mode register (PRM2)

(1) 16-bit timer register (TM2)

TM2 is a 16-bit read-only register that counts count pulses.

The counter is incremented in synchronization with the rising edge of an input clock. The count value is reset to 0000H in the following case:

At RESET input

The count value is undefined in the following case:

- TMC22 is disabled.

Caution: When the timer TM2 is disabled, the value of the timer register TM2 will be undefined.

(2) Capture register 20 (CR20)

The valid edge of the Tl20 pin can be selected as the capture trigger. Setting of the Tl20 valid edge is performed by setting of the prescaler mode register (PRM2). When the valid edge of the Tl20 is detected, an interrupt request (INTTM20) is generated. CR20 is read by a 16-bit memory manipulation instruction.

After RESET input, the value of CR20 is undefined.

(3) Capture register 21 (CR21)

The valid edge of the Tl21 pin can be selected as the capture trigger. Setting of the Tl21 valid edge is performed by setting of the prescaler mode register (PRM2). When the valid edge of the Tl21 is detected, an interrupt request (INTTM21) is generated. CR21 is read by a 16-bit memory manipulation instruction.

After RESET input, the value of CR21 is undefined.

(4) Capture register 22 (CR22)

The valid edge of the TI22 pin can be selected as the capture trigger. Setting of the TI22 valid edge is performed by setting of the prescaler mode register (PRM2). When the valid edge of the TI22 is detected, an interrupt request (INTTM22) is generated. CR22 is read by a 16-bit memory manipulation instruction.

After RESET input, the value of CR22 is undefined.

6.3 16-Bit Timer 2 Control Registers

The following three types of registers are used to control timer 0.

- 16-bit timer mode control register (TMC2)
- Capture pulse control register (CRC2)
- Prescaler mode register (PRM2)

(1) 16-bit timer mode control register (TMC2)

This register sets the 16-bit timer operating mode and controls the prescaler output signals. TMC0 is set with a 1-bit or 8-bit memory manipulation instruction.

RESET input clears TMC2 value to 00H.

Figure 6-2: 16-Bit Timer Mode Control Register (TMC2) Format

	7	6	5	4	3	<2>	1	<0>	R/W	Address	After Reset
TMC2	0	0	0	0	0	TMC22	0	TPOE	R/W	FF65H	00H

TMC2	Timer 2 Operating Mode Selection					
0	Operation stop					
1	Operation enabled					

TPOE	Timer 2 Prescaler Output Control						
0	Prescaler signal output disabled						
1	Prescaler signal output enabled						

Cautions: 1. Before changing the operation mode, stop the timer operation (by setting 0 to TMC22).

2. Bit 1 and bits 3 to 7 must be set to 0.

(2) Capture pulse control register (CRC2)

This register specifies the division ratio of the capture pulse input to the 16-bit capture register (CR22) from an external source.

CRC2 is set with an 8-bit memory manipulation instruction.

RESET input sets CRC2 value to 00H.

Figure 6-3: Capture Pulse Control Register (CRC2) Format

	7	6	5	4	3	2	1	0	R/W	Address	After Reset
CRC2	0	0	0	0	0	0	CRC21	CRC20	R/W	FF67H	00H

CRC21	CRC20	TI22 - Capture Pulse Selection
0	0	Does not divide capture pulse (TI22)
0	1	Divides capture pulse by 2 (TI22/2)
1	0	Divides capture pulse by 4 (Tl22/4)
1	1	Divides capture pulse by 8 (Tl22/8)

Cautions: 1. Timer operation must be stopped before setting CRC2.

2. Bits 2 to 7 must be set to 0.

(3) Prescaler mode register (PRM2)

This register is used to set 16-bit timer (TM2) count clock and valid edge of Tl2n (n = 0 to 2) input. PRM2 is set with an 8-bit memory manipulation instruction.

RESET input sets PRM2 value to 00H.

Figure 6-4: Prescaler Mode Register (PRM2) Format

	7	6	5	4	3	2	1	0	R/W	Address	After Reset
PRM2	ES21	ES20	ES11	ES10	ES01	ES00	PRM21	PRM20	R/W	FF66H	00H

ES21	ES20	TI02 Valid Edge Selection
0	0	Falling edge
0	1	Rising edge
1	0	Setting prohibited
1	1	Both falling and rising edges

ES11	ES10	TI01 Valid Edge Selection
0	0	Falling edge
0	1	Rising edge
1	0	Setting prohibited
1	1	Both falling and rising edges

ES01	ES00	TI00 Valid Edge Selection
0	0	Falling edge
0	1	Rising edge
1	0	Setting prohibited
1	1	Both falling and rising edges

PRM21	PRM20	Count Clock Selection
0	0	f _X /2 ³
0	1	f _X /2 ⁴
1	0	f _X /2 ⁵
1	1	f _X /2 ⁶

Caution: Timer operation must be stopped before setting PRM2.

6.4 16-Bit Timer 2 Operations

6.4.1 Pulse width measurement operations

It is possible to measure the pulse width of the signals input to the timer input pins by using the 16-bit timer register (TM2). TM2 is used in free-running mode.

(1) Pulse width measurement with free-running counter and one capture register (TI20)

When the edge specified by the prescaler mode register (PRM2) is input to the TI20 pin, the value of TM2 is taken into 16-bit capture register 20 (CR20) and an external interrupt request signal (INTTM20) is set.

Any of three edge specifications can be selected - rising, falling, or both edges - by means of bits 2 and 3 (ES00 and ES01) of PRM2.

For valid edge detection, sampling is performed at the count clock selected by PRM2, and a capture operation is only performed when a valid level is detected twice, thus eliminating noise with a short pulse width.

Figure 6-5: Configuration Diagram for Pulse Width Measurement by Using the Free Running Counter





Figure 6-6: Timing of Pulse Width Measurement Operation by Using the Free Running Counter and One Capture Register (with Both Edges Specified)



(2) Measurement of three pulse widths with the free running counter

The 16-bit timer register (TM2) allows simultaneous measurement of the pulse widths of the three signals input to the TI20 to TI22 pins.

When the edge specified by bits 2 and 3 (ES00 and ES01) of prescaler mode register (PRM2) is input to the TI20 pin, the value of TM2 is taken into 16-bit capture register 20 (CR20) and an external interrupt request signal (INTTM20) is set.

Also, when the edge specified by bits 4 and 5 (ES10 and ES11) of PRM0 is input to the Tl21 pin, the value of TM2 is taken into 16-bit capture register 21 (CR21) and an external interrupt request signal (INTTM21) is set.

When the edge specified by bits 6 and 7 (ES20 and ES21) of PRM2 is input to the TI22 pin, the value of TM2 is taken into 16-bit capture register 22 (CR22) and external interrupt request signal (INTTM22) is set.

Any of three edge specifications can be selected - rising, falling, or both edges - as the valid edges for the TI20 to TI22 pins by means of bits 2 and 3 (ES00 and ES01), bits 4 and 5 (ES10 and ES11), and bits 6 and 7 (ES06 and ES07) of PRM2, respectively.

For Tl20 pin valid edge detection, sampling is performed at the interval selected by the prescaler mode register (PRM2), and a capture operation is only performed when a valid level is detected twice, thus eliminates the noise of a short pulse width.

· Capture operation

Capture register operation in capture trigger input is shown.




Figure 6-7: CR2m Capture Operation with Rising Edge Specified

Remark: m = 0 to 2




Figure 6-8: Timing of Pulse Width Measurement Operation by Free Running Counter (with Both Edges Specified)

Remark: m = 0 to 2, n = 1, 2

6.5 16-Bit Timer 2 Precautions

(1) Timer start errors

An error with a maximum of one clock may occur until counting is started after timer start, because the 16-bit timer register (TM2) can be started asynchronously with the count pulse.

Figure 6-9: 16-Bit Timer Register Start Timing

(2) Capture register data retention timings

Timer start

If the valid edge of the Tl2n pin is input during the 16-bit capture register 0m (CR2n) is read, CR2m performs capture operation, but the capture value is not guaranteed. However, the interrupt request flag (INTTM2n) is set upon detection of the valid edge.




Figure 6-10: Capture Register Data Retention Timing

Remark: n = 0 to 2

Chapter 6 16-Bit Timer 2

(3) Valid edge setting

Set the valid edge of the TI2m/P3m pin after setting bit 2 (TMC22) of the 16-bit timer mode control register to 0, and then stopping timer operation. Valid edge setting is carried out with bits 2 to 7 (ESm0 and ESm1) of the prescaler mode register (PRM2).

Remark: m = 0 to 2

(4) Occurrence of INTTM2n

INTTM2n occurs even if no capture pulse exists, immediately after the timer operation has been started (TMC02 of TMC2 has been set to 1) with a high level applied to the input pins Tl20 to Tl22 of 16-bit timer 2. This occurs if the rising edge (with ESn1 and ESn0 of PRM0 set to 0, 1), or both the rising and falling edges (with ESn1 and ESn0 of PRM2 set to 1, 1) are selected. INTTM2n does not occur if a low level is applied to Tl20 to Tl22.

(5) Timer stop

When the timer TM2 is disabled, the value of the timer register will be undefined.

Chapter 7 8-Bit Timer/Event Counters 50 and 51

7.1 8-Bit Timer/Event Counters 50 and 51 Functions

The timer 50 and 51 have the following two modes:

- Mode using TM50 and TM51 alone (individual mode)
- Mode using the cascade connection (16-bit cascade mode connection).

(1) Mode using TM50 and TM51 as 8-bit timers

The timer operate as 8-bit timer/event counters. They have the following functions:

- Interval timer
- · External event counter
- · Square-wave output
- PWM output

(2) Mode using the cascade connection as 16-bit timer

The timer operates as 16-bit timer/event counter. It has the following functions:

- Interval timer
- · External event counter
- · Square-wave output

7.1.1 8-bit operation modes

(1) 8-bit interval timer

Interrupts are generated at the present time intervals.

Table 7-1: 8-Bit Timer/Event Counter 50 Interval Times

Minimum Interval Width	Maximum Interval Width	Resolution
$2^3 \times 1/f_X$ (1 µs)	$2^{11} \times 1/f_X$ (256 µs)	$2^3 \times 1/f_X$ (1 µs)
$2^5 \times 1/f_X$ (4 µs)	$2^{13} \times 1/f_{X}$ (1 µs)	$2^5 \times 1/f_X$ (4 µs)
$2^{7} \times 1/f_{X}$ (16 µs)	$2^{15} \times 1/f_{X}$ (4 µs)	$2^7 \times 1/f_X (16 \mu s)$
$2^8 \times 1/f_X (32 \mu s)$	$2^{16} \times 1/f_X$ (8 ms)	$2^8 \times 1/f_X (32 \mu s)$
2 ⁹ × 1/f _χ (64 μs)	$2^{17} \times 1/f_{X}$ (16 ms)	2 ⁹ × 1/f _χ (64 μs)
$2^{11} \times 1/f_X$ (256 µs)	$2^{19} \times 1/f_X$ (65 ms)	$2^{11} \times 1/f_X$ (256 µs)

Table 7-2: 8-Bit Timer/Event Counter 51 Interval Times

Minimum Interval Width	Maximum Interval Width	Resolution
$2^4 \times 1/f_X$ (2 µs)	$2^{12} \times 1/f_X$ (512 µs)	1/f _X (2 μs)
$2^6 \times 1/f_X$ (8 µs)	$2^{14} \times 1/f_{X}$ (2 µs)	$2^1 \times 1/f_X$ (8 µs)
2 ⁷ ×x 1/f _χ (16 μs)	$2^{15} \times 1/f_{X}$ (4 µs)	$2^3 \times 1/f_X$ (16 µs)
2 ⁸ ×x 1/f _χ (32 μs)	$2^{16} \times 1/f_X$ (8 ms)	$2^5 \times 1/f_X$ (32 µs)
2 ¹⁰ ×x 1/f _χ (128 μs)	$2^{18} \times 1/f_{X}$ (32 ms)	$2^7 \times 1/f_X (128 \ \mu s)$
$2^{12} \times 1/f_X$ (512 µs)	$2^{20} \times 1/f_X$ (131 ms)	$2^{12} \times 1/f_X$ (512 µs)

Remarks: 1. f_X: Main system clock oscillation frequency

2. Values in parentheses when operated at $f_X = 8.0$ MHz.

(2) External event counter

The number of pulses of an externally input signal can be measured.

(3) Square-wave output

A square wave with any selected frequency can be output.

Table 7-3: 8-Bit Timer/Event Counter 50 Square-Wave Output Ranges

Minimum Interval Width	Maximum Interval Width	Resolution
$2^3 \times 1/f_X$ (1 µs)	$2^{11} \times 1/f_X$ (256 µs)	$2^3 \times 1/f_X$ (1 µs)
$2^5 \times 1/f_{\chi}$ (4 µs)	$2^{13} \times 1/f_{X}$ (1 µs)	$2^5 imes 1/f_{\chi}$ (4 µs)
2 ⁷ × 1/f _χ (16 μs)	$2^{15} \times 1/f_{X}$ (4 µs)	$2^{7} \times 1/f_{X}$ (16 µs)
$2^8 \times 1/f_X (32 \mu s)$	$2^{16} \times 1/f_X$ (8 ms)	$2^8 \times 1/f_X (32 \ \mu s)$
2 ⁹ × 1/f _χ (64 μs)	2 ¹⁷ × 1/f _X (16 ms)	$2^9 \times 1/f_X (64 \mu s)$
2 ¹¹ × 1/f _χ (256 μs)	$2^{19} \times 1/f_X$ (65 ms)	$2^{11} \times 1/f_X$ (256 µs)

Table 7-4: 8-Bit Timer/Event Counter 51 Square-Wave Output Ranges

Minimum Interval Width	Maximum Interval Width	Resolution
$2^4 \times 1/f_X$ (2 µs)	$2^{12} \times 1/f_X$ (512 µs)	1/f _X (2 μs)
2 ⁶ × 1/f _χ (8 μs)	$2^{14} \times 1/f_{X} (2 \mu s)$	$2^1 \times 1/f_X$ (8 µs)
2 ⁷ × 1/f _χ (16 μs)	$2^{15} \times 1/f_{X}$ (4 µs)	$2^3 \times 1/f_X (16 \mu s)$
2 ⁸ × 1/f _χ (32 μs)	$2^{16} \times 1/f_X$ (8 ms)	$2^5 \times 1/f_X (32 \mu s)$
2 ¹⁰ × 1/f _χ (128 μs)	$2^{18} \times 1/f_X$ (32 ms)	2 ⁷ × 1/f _χ (128 μs)
2 ¹² × 1/f _χ (512 μs)	$2^{20} \times 1/f_{X}$ (131 ms)	$2^{12} \times 1/f_X$ (512 µs)

Remarks: 1. f_X: Main system clock oscillation frequency

2. Values in parentheses when operated at $f_X = 8.0$ MHz.

(4) PWM output

TM50 and TM51 can generate an 8-bit resolution PWM output.

7.1.2 16-bit operation modes

(1) Interval timer

Interrupts are generated at the present interval time.

Table 7-5: 16-Bit Timer/Event Counter TM50/TM51 Interval Times

Minimum Interval Width	Maximum Interval Width	Resolution
$2^3 \times 1/f_X$ (1 µs)	$2^{19} \times 1/f_{X}$ (65.5 ms)	$2^3 \times 1/f_X$ (1 µs)
$2^5 \times 1/f_X$ (4 µs)	$2^{21} \times 1/f_X$ (262 ms)	$2^5 imes 1/f_{ m X}$ (4 µs)
2 ⁷ × 1/f _χ (16 μs)	$2^{23} \times 1/f_{X}$ (1.05 ms)	$2^{7} \times 1/f_{X}$ (16 µs)
$2^8 \times 1/f_X (32 \mu s)$	$2^{24} \times 1/f_{X}$ (2.15 ms)	$2^8 \times 1/f_X (32 \mu s)$
2 ⁹ × 1/f _χ (64 μs)	$2^{25} \times 1/f_{X} (4.25 s)$	$2^9 \times 1/f_X (64 \mu s)$
2 ¹¹ × 1/f _χ (256 μs)	$2^{27} \times 1/f_{X}$ (16.7 s)	$2^{11} \times 1/f_X$ (256 µs)

(2) External event counter

The number of pulses of an externally input signal can be measured.

(3) Square-wave output

A square wave with any selected frequency can be output.

Table 7-6: 16-Bit Timer/Event Counter TM50/TM51 Square-Wave Output Ranges

Minimum Interval Width	Maximum Interval Width	Resolution
$2^3 \times 1/f_X$ (1 µs)	$2^{19} \times 1/f_{X}$ (65.5 ms)	$2^3 \times 1/f_X$ (1 µs)
2 ⁵ ×x 1/f _χ (4 μs)	$2^{21} \times 1/f_X$ (262 ms)	$2^5 \times 1/f_X$ (4 µs)
2 ⁷ × 1/f _X (16 μs)	$2^{23} \times 1/f_{X}$ (1.05 ms)	$2^{7} \times 1/f_{X}$ (16 µs)
$2^8 \times 1/f_X (32 \mu s)$	$2^{24} \times 1/f_{X}$ (2.15 ms)	$2^8 \times 1/f_X (32 \mu s)$
2 ⁹ × 1/f _χ (64 μs)	$2^{25} \times 1/f_{X} (4.25 s)$	2 ⁹ × 1/f _χ (64 μs)
2 ¹¹ × 1/f _χ (256 μs)	$2^{27} \times 1/f_{X}$ (16.7 s)	$2^{11} \times 1/f_{\chi}$ (256 µs)

Remarks: 1. f_X: Main system clock oscillation frequency

2. Values in parentheses when operated at $f_X = 8.0$ MHz.


7.2 8-Bit Timer/Event Counters 50 and 51 Configurations

The 8-bit timer/event counters 50 and 51 consist of the following hardware.

Table 7-7: 8-Bit Timer/Event Counters 50 and 51 Configurations

Item	Configuration				
Timer register	8 bits x 2 (TM50, TM51)				
Register	Compare register 8 bits x 2 (CR50, CR51)				
Timer output	2 (TO50, TO51)				
	Timer clock select register 50 and 51 (TCL50, TCL51)				
Control register	8-bit timer mode control registers 50 and 51 (TMC50, TMC51)				
	Port mode registers 3 and 9 (PM3, PM9)				

Figure 7-1: 8-Bit Timer/Event Counter 50 Block Diagram



Note: Refer to Figure 7-2 for details of configurations of 8-bit timer/event counters 50 and 51 output control circuits.




Figure 7-2: 8-Bit Timer/Event Counter 51 Block Diagram

Note: Refer to Figure 7-3 for details of configurations of 8-bit timer/event counters 50 and 51 output control circuits.




Figure 7-3: Block Diagram of 8-Bit Timer/Event Counters 50 and 51 Output Control Circuit

Remarks: 1. The section in the broken line is an output control circuit.

2. n = 50, 51

(1) Compare register 50 and 51 (CR50, 51)

These 8-bit registers compare the value set to CR50 to 8-bit timer register 5 (TM50) count value, and the value set to CR51 to the 8-bit timer register 51 (TM51) count value, and, if they match, generate interrupts request (INTTM50 and INTTM51, respectively).

CR50 and CR51 are set with an 8-bit memory manipulation instruction. They cannot be set with a 16-bit memory manipulation instruction. The 00H to FFH values can be set.

RESET input sets CR50 and CR51 values to 00H.

Cautions: 1. To use PWM mode, set CRn value before setting TMCn (n = 50, 51) to PWM mode.

2. If the data is set in cascade mode, always set it after stopping the timer.

(2) 8-bit timer registers 50 and 51 (TM50, TM51)

These 8-bit registers count pulses.

TM50 and TM51 are read with an 8-bit memory manipulation instruction.

RESET input sets TM50 and TM51 to 00H.

Caution: The cascade connection time becomes 00H even when the bit TCE50 of the timer TM50 is cleared.

7.3 8-Bit Timer/Event Counters 50 and 51 Control Registers

The following three types of registers are used to control the 8-bit timer/event counters 50 and 51.

- Timer clock select register 50 and 51 (TCL50, TCL51)
- 8-bit timer mode control registers 50 and 51 (TMC50, TMC51)
- Port mode register 0 (PM3, PM9)

(1) Timer clock select register 50 (TCL50)

This register sets count clocks of 8-bit timer register 50. TCL50 is set with an 8-bit memory manipulation instruction.

RESET input sets TCL50 to 00H.

Figure 7-4: Timer Clock Select Register 50 Format

	7	6	5	4	3	2	1	0	R/W	Address	After Reset
TCL50	0	0	0	0	0	TCL502	TCL501	TCL500	R/W	FF71H	00H

TCL502	TCL501	TCL500	8-bit Timer Register 50 Count Clock Selection
0	0	0	TI50 falling edge Note
0	0	1	TI50 rising edge Note
0	1	0	f _X /2 ³ (1.0 MHz)
0	1	1	f _X /2 ⁵ (250 KHz)
1	0	0	f _X /2 ⁷ (62.5 KHz)
1	0	1	f _X /2 ⁸ (31.25 KHz)
1	1	0	f _X /2 ⁹ (15.6 KHz)
1	1	1	f _X /2 ¹¹ (3.9 KHz)
Ot	her than abo	ve	Setting prohibited

Note: When clock is input from the external, timer output (PWM output) cannot be used.

Cautions: 1. When rewriting TCL50 to other data, stop the timer operation beforehand.

2. Set always bits 3 to 7 to "0".

Remarks: 1. f_X: Main system clock oscillation frequency

2. TI50: 8-bit timer register 50 input pin

3. Values in parentheses apply to operation with $f_X = 8.0 \text{ MHz}$

(2) Timer clock select register 51 (TCL51)

This register sets count clocks of 8-bit timer register 51. TCL51 is set with an 8-bit memory manipulation instruction.

RESET input sets TCL51 to 00H.

Figure 7-5: Timer Clock Select Register 51 Format

	7	6	5	4	3	2	1	0	R/W	Address	After Reset
TCL51	0	0	0	0	0	TCL512	TCL511	TCL510	R/W	FF75H	00H

TCL512	TCL511	TCL510	8-bit Timer Register 51 Count Clock Selection				
0	0	0	TI51 falling edge Note				
0	0	1	TI51 rising edge Note				
0	1	0	f _X /2 ⁴ (500 KHz)				
0	1	1	f _X /2 ⁶ (125 KHz)				
1	0	0	f _X /2 ⁷ (62.5 KHz)				
1	0	1	f _X /2 ⁸ (31.25 KHz)				
1	1	0	f _X /2 ¹⁰ (7.8 KHz)				
1	1	1	f _X /2 ¹² (1.9 KHz)				
Ot	her than abo	ve	Setting prohibited				

Note: When clock is input from the external, timer output (PWM output) cannot be used.

Cautions: 1. When rewriting TCL51 to other data, stop the timer operation beforehand.

2. Set always bits 3 to 7 to "0".

Remarks: 1. f_X: Main system clock oscillation frequency

2. TI51: 8-bit timer register 51 input pin

3. Values in parentheses apply to operation with f_{χ} = 8.0 MHz

(3) 8-bit timer mode control register 50 (TMC50)

This register enables/stops operation of 8-bit timer register 50, sets the operating mode of 8-bit timer register 50 and controls operation of 8-bit timer/event counter 50 output control circuit. It selects the R-S flip-flop (timer output F/F 1, 2) setting/resetting, the active level in PWM mode, inversion enabling/disabling in modes other than PWM mode and 8-bit timer/event counter 5 timer output enabling/disabling.

TMC50 is set with a 1-bit or 8-bit memory manipulation instruction.

RESET input sets TMC50 to 00H.

Figure 7-6: 8-Bit Timer Mode Control Register 50 Format

	<7>	6	5	4	<3>	<2>	1	<0>	R/W	Address	After Reset
TMC50	TCE50	TMC506	0	0	LVS50	LVR50	TMC501	TOE50	R/W	FF70H	00H

TOE50	8-Bit Timer/Event Counter 50 Output Control
0	Output disabled (Port mode)
1	Output enabled

TMC501	In PWM Mode	In Other Mode
11010301	Active level selection	Timer output F/F1 control
0	Active high	Inversion operation disabled
1	Active low	Inversion operation enabled

LVS50	LVR50	8-Bit Timer/Event Counter 50 Timer Output F/F1 Status Setting
0	0	No change
0	1	Timer output F/F1 reset (0)
1	0	Timer output F/F1 set (1)
1	1	Setting prohibited

TMC506	8-Bit Timer/Event Counter 50 Operating Mode Selection
0	Clear & start mode on match of TM50 and CR50
1	PWM mode (free-running)

TCE50	8-Bit Timer Register 50 Operation Control
0	Operation Stop (TM50 clear to 0)
1	Operation Enable

Cautions: 1. Timer operation must be stopped before setting TMC50.

- 2. If LVS50 and LVR50 are read after data are set, they will be 0.
- 3. Be sure to set bit 4 and bit 5 to 0.

(4) 8-bit timer mode control register 51 (TMC51)

This register enables/stops operation of 8-bit timer register 51, sets the operating mode of 8-bit timer register 51 and controls operation of 8-bit timer/event counter 51 output control circuit. It selects the R-S flip-flop (timer output F/F 1, 2) setting/resetting, active level in PWM mode, inversion enabling/disabling in modes other than PWM mode and 8-bit timer/event counter 51 timer output enabling/disabling.

TMC51 is set with an 1-bit or an 8-bit memory manipulation instruction.

RESET input sets TMC51 to 00H.

Figure 7-7: 8-Bit Timer Mode Control Register 51 Format (1/2)

	<7>	6	5	4	<3>	<2>	1	<0>	R/W	Address	After Reset
TMC51	TCE51	TMC516	0	TMC514	LVS51	LVR51	TMC511	TOE51	R/W	FF74H	00H

TOE51	8-Bit Timer/Event Counter 51 Output Control
0	Output disabled (Port mode)
1	Output enabled

TMC511	In PWM Mode	In Other Mode			
TWOSTT	Active level selection	Timer output F/F1 control			
0	Active high	Inversion operation disabled			
1	Active low	Inversion operation enabled			

LVS51	LVR50	8-Bit Timer/Event Counter 51 Timer Output F/F1 Status Setting
0	0	No change
0	1	Timer output F/F1 reset (0)
1	0	Timer output F/F1 set (1)
1	1	Setting prohibited

TMC514	Individual of cascade mode connection
0	Individual mode (8-bit timer/counter mode)
1	Cascade connection mode (16-bit timer/counter mode)

Figure 7-7: 8-Bit Timer Mode Control Register 51 Format (2/2)

TMC516	8-Bit Timer/Event Counter 51 Operating Mode Selection
0	Clear & start mode on match of TM51 and CR51
1	PWM mode (free-running)

TCE51	8-Bit Timer Register 51 Operation Control
0	Operation Stop (TM51 clear to 0)
1	Operation Enable

Cautions: 1. Timer operation must be stopped before setting TMC51.

- 2. If LVS51 and LVR51 are read after data are set, they will be 0.
- 3. Be sure to set bit 5 to 0.

(5) Port mode register 3 (PM3)

This register sets port 3 input/output in 1-bit units.

When using the P34/TI50/TO50/S27 pin for timer output, set PM34 and the output latch of P34 to 0.

PM3 is set with a 1-bit or 8-bit memory manipulation instruction.

RESET input sets PM3 to FFH.

Figure 7-8: Port Mode Register 3 Format

	7	6	5	4	3	2	1	0	R/W	Address	After Reset
PM3	PM37	PM36	PM35	PM34	1	1	1	1	R/W	FF23H	FFH

PM3n	PM3n Input/Output mode Selection (n = 4 to 7)
0	Output mode (output buffer ON)
1	Input mode (output buffer OFF)

(6) Port mode register 9 (PM9)

This register sets port 9 input/output in 1-bit units.

When using the P91/TI51/TO51/S22 pin for timer output, set PM91 and the output latch of P91 to 0.

PM9 is set with a 1-bit or 8-bit memory manipulation instruction.

RESET input sets PM9 to FFH.

Figure 7-9: Port Mode Register 9 Format

	7	6	5	4	3	2	1	0	R/W	Address	After Reset
PM9	PM97	PM96	PM95	PM94	PM93	PM92	PM91	PM90	R/W	FF29H	FFH

PM9n	PM9n Input/Output mode Selection (n = 0 to 7)			
0	0 Output mode (output buffer ON)			
1 Input mode (output buffer OFF)				

7.4 8-Bit Timer/Event Counters 50 and 51 Operations


7.4.1 Interval timer operations

Setting the 8-bit timer mode control registers (TMC50 and TMC51) as shown in Figure 8-9 allows operation as an interval timer. Interrupts are generated repeatedly using the count value preset in 8-bit compare registers (CR50 and CR51) as the interval.

When the count value of the 8-bit timer register 50 or 51 (TM50, TM51) matches the value set to CR50 or CR51, counting continues with the TM50 or TM51 value cleared to 0 and the interrupt request signal (INTTM50, INTTM51) is generated.

Count clock of the 8-bit timer register 50 (TM50) can be selected with the timer clock select register 50 (TCL50) and count clock of the 8 bit timer register 51 (TM51) can be selected with the timer clock select register 51 (TCL51).

Figure 7-10: 8-Bit Timer Mode Control Register Settings for Interval Timer Operation



Setting Method

(1) Set each register

TCL5n : Selects the count clock

CR5n : Compare value

TMC5n : Selects the clear and start mode when TM5n and CR5n match.


(TMC5n = 0000xxxx0B, x is not done care).

- (2) When TCE5n = 1 is set, counting starts.
- (3) When the values of TM5n and CR5n match, INTTM5n is generated (TM5n is cleared to 00H).
- (4) Then, INTTM5n is repeatedly generated during the same interval. When counting stops, set TCE5n = 0.

Remarks: 1. 0/1: Setting 0 or 1 allows another function to be used simultaneously with the interval timer.

- **2.** n = 50, 51
- **3.** TMC5n4 is only available at TM51.


Figure 7-11: Interval Timer Operation Timings (1/3) (a) When N = 00H to FFH



Remarks: 1. Interval time = (N + 1) x t: N = 00H to FFH


2. n = 50, 51

(b) When CRn = 00H




Remark: n = 50, 51

Figure 7-11: Interval Timer Operation Timings (2/3)
(c) When CRn = FFH




Remark: n = 50, 51

(d) Operated by CR5n transition (M < N)



Remark: n = 50, 51

Figure 7-11: Interval Timer Operation Timings (3/3)
(e) Operated by CR5n transition (M > N)



Remark: n = 50, 51

Table 7-8: 8-Bit Timer/Event Counters 50 Interval Times

TCLn2	TCLn1	TCLn0	Minimum Interval Time	Maximum Interval Time	Resolution	
0	0	0	T/n input cycle	2 ⁸ × T/n input cycle	T/n input edge input cycle	
0	0	1	T/n input cycle	28 × T/n input cycle	T/n input edge input cycle	
0	1	0	$2^3 \times 1/f_X$ (1 μ s)	$2^{11} \times 1/f_{X}$ (256 µs)	$2^3 \times 1/f_X$ (1 µs)	
0	1	1	$2^5 \times 1/f_{X}$ ((4 µs)	$2^{13} \times 1/f_X (1 \text{ ms})$	$2^5 \times 1/f_{X}$ (4 µs)	
1	0	0	$2^{7} \times 1/f_{X}$ (16 µs)	$2^{15} \times 1/f_X (4 \text{ ms})$	$2^{7} \times 1/f_{X}$ (16 µs)	
1	0	1	$2^8 \times 1/f_X (32 \mu s)$	$2^{16} \times 1/f_X$ (8 ms)	$2^8 \times 1/f_X (32 \mu s)$	
1	1	0	$2^9 \times 1/f_X (64 \mu s)$	$2^{17} \times 1/f_{X}$ (16 ms)	2 ⁹ × 1/f _χ (64 μs)	
1	1	1	$2^{11} \times 1/f_{X}$ (256 µs)	$2^{19} \times 1/f_{X}$ (65 ms)	2 ¹¹ × 1/f _χ (256 μs)	
Other than above				Setting prohibited		

Table 7-9: 8-Bit Timer/Event Counters 51 Interval Times

TCLn2	TCLn1	TCLn0	Minimum Interval Time	Maximum Interval Time	Resolution	
0	0	0	T/n input cycle	28 × T/n input cycle	T/n input edge input cycle	
0	0	1	T/n input cycle	2 ⁸ × T/n input cycle	T/n input edge input cycle	
0	1	0	$2^4 \times 1/f_X$ (2 µs)	$2^{12} \times 1/f_X$ (512 µs)	$2^4 \times 1/f_{\chi}$ (2 µs)	
0	1	1	$2^6 \times 1/f_X$ (8 µs)	$2^{14} \times 1/f_X (2 \text{ ms})$	$2^6 \times 1/f_X$ (8 µs)	
1	0	0	$2^{7} \times 1/f_{X}$ (16 µs)	$2^{15} \times 1/f_X (4 \text{ ms})$	$2^{7} \times 1/f_{X}$ (16 µs)	
1	0	1	$2^8 \times 1/f_X (32 \mu s)$	$2^{16} \times 1/f_X$ (8 ms)	$2^8 \times 1/f_X (32 \mu s)$	
1	1	0	$2^{10} \times 1/f_{X}$ (128 µs)	$2^{18} \times 1/f_{X}$ (32 ms)	$2^{10} \times 1/f_{X}$ (128 µs)	
1	1	1	$2^{12} \times 1/f_{X}$ (512 µs)	$2^{20} \times 1/f_X$ (131 ms)	$2^{12} \times 1/f_{X}$ (512 µs)	
Other than above				Setting prohibited		

 $\textbf{Remarks: 1.} \quad f_X\text{: Main system clock oscillation frequency}$

2. Values in parentheses apply to operation with f_{χ} = 8.0 MHz.


7.4.2 External event counter operation

The external event counter counts the number of external clock pulses to be input to the TI50/P34/522/TO50 and TI51/521/522/TO51 pins with 8-bit timer registers 50 and 51 (TM50 and TM51)

TM50 and TM51 are incremented each time the valid edge specified with timer clock select registers 50 and 51 (TCL50 and TCL51) is input. Either rising or falling edge can be selected.

When the TM50 and TM51 counted values match the values of 8-bit compare registers (CR50 and CR51), TM50 and TM51 are cleared to 0 and the interrupt request signals (INTTM50 and INTTM51) are generated.


Figure 7-12: 8-Bit Timer Mode Control Register Setting for External Event Counter Operation



Remarks: 1. n = 50, 51

2. x: don't care

Figure 7-13: External Event Counter Operation Timings (with Rising Edge Specified)



Remarks: 1. N = 00H to FFH

2. n = 50, 51


7.4.3 Square-wave output

A square wave with any selected frequency is output at intervals of the value preset to 8-bit compare registers (CR50 and CR51).

The TO50/P34/527/TI50 or TO51/P91/522/TI51 pin output status is reversed at intervals of the count value preset to CR50 or CR51 by setting bit 1 (TMC501) and bit 0 (TOE50) of the 8-bit timer output control register 5 (TMC50), or bit 1 (TMC511) and bit 0 (TOE51) of the 8-bit timer mode control register 6 (TMC51) to 1.

This enables a square wave of a selected frequency to be output.

Figure 7-14: 8-Bit Timer Mode Control Register Settings for Square-Wave Output Operation



Setting Method

(1) Set the registers

Set the port latch and port mode register to 0.

TCL5n : Selects the count clock

CR5n : Compare value

TMC5n : Selects the clear and start mode when TM5n and CR5n match.

LVS5n	LVR5n	Setting State of Timer Output flip-flop
1	0	High level output
0	1	Low level output

Inversion of timer output flip-flop enabled

Timer output enabled \rightarrow TOE5n = 1


- (2) When TCE5n = 1 is set, the counter starts operating.
- (3) When the values of TM5n and CR5n match, the timer output flip-flop inverts. Also, INTTM5n is generated and TM5n is cleared to 00H.
- (4) Then, the timer output flip-flop is inverted for the same interval to output a square wave from TO5n.

Caution: When TIO50/P34/S27 or TIO51/P91/S22 pin is used as the timer output, set port mode register (PM26 or PM27), and output latch to 0.

Remarks: 1. n = 50, 51

2. TMC5n4 is only available at TM51.

Figure 7-15: Square-wave Output Operation Timing



Note: TOn output initial value can be set by bits 2 and 3 (LVRn, LVSn) of the 8-bit timer mode control register TCMn.

Remark: n = 50, 51

Table 7-10: 8-Bit Timer/Event Counters 50 Square-Wave Output Ranges

Minimum Pulse Time	Maximum Pulse Time	Resolution
$2^3 \times 1/f_X (1 \mu s)$	$2^{11} \times 1/f_{X}$ (256 µs)	$2^3 \times 1/f_X$ (1 µs)
$2^5 \times 1/f_X (4 \mu s)$	$2^{13} \times 1/f_{X}$ (1 ms)	$2^5 \times 1/f_X$ (4 µs)
2 ⁷ × 1/f _X (16 μs)	$2^{15} \times 1/f_{X}$ (4 ms)	2 ⁷ × 1/f _χ (16 μs)
$2^8 \times 1/f_X (32 \ \mu s)$	$2^{16} \times 1/f_{X}$ (8 ms)	$2^8 \times 1/f_{X}$ (32 µs)
2 ⁹ × 1/f _χ (64 μs)	$2^{17} \times 1/f_{X}$ (16 ms)	$2^9 \times 1/f_{X}$ (64 µs)
2 ¹¹ × 1/f _χ (256 μs)	$2^{19} \times 1/f_{X}$ (65 ms)	2 ¹¹ × 1/f _χ (256 μs)

Table 7-11: 8-Bit Timer/Event Counters 51 Square-Wave Output Ranges

Minimum Pulse Time	Maximum Pulse Time	Resolution
$2^4 \times 1/f_X (2 \mu s)$	$2^{12} \times 1/f_X$ (512 µs)	$2^4 imes 1/f_{ ext{X}}$ (2 µs)
$2^6 \times 1/f_X$ (8 µs)	$2^{14} \times 1/f_X (2 \text{ ms})$	$2^6 \times 1/f_X$ (8 µs)
2 ⁷ × 1/f _X (16 μs)	$2^{15} \times 1/f_X (4 \text{ ms})$	$2^{7} \times 1/f_{X}$ (16 µs)
$2^8 \times 1/f_{X}$ (32 µs)	$2^{16} \times 1/f_X$ (8 ms)	$2^8 \times 1/f_X (32 \mu s)$
2 ¹⁰ × 1/f _χ (128 μs)	$2^{18} \times 1/f_{X}$ (32 ms)	$2^{10} \times 1/f_{X}$ (128 µs)
2 ¹² × 1/f _χ (512 μs)	$2^{20} \times 1/f_{X}$ (131 ms)	$2^{12} \times 1/f_{X}$ (512 µs)

Remarks: 1. Main system clock oscillation frequency

2. Values in parentheses when operated at $f_X = 8.0$ MHz.

3. n = 50, 51

7.4.4 PWM output operations

Setting the 8-bit timer mode control registers (TMC50 and TMC51) as shown in Figure 8-14 allows operation as PWM output. Pulses with the duty rate determined by the values preset in 8-bit compare registers (CR50 and CR51) output from the TO50/P34/527/TI50 or TO51/P91/522/TI51 pin.

Select the active level of PWM pulse with bit 1 of the 8-bit timer mode control register 50 (TMC50) or bit 1 of the 8-bit timer mode control register 51 (TMC51).

This PWM pulse has an 8-bit resolution. The pulse can be converted into an analog voltage by integrating it with an external low-pass filter (LPF). Count clock of the 8-bit timer register 50 (TM50) can be selected with the timer clock select register 50 (TCL50) and count clock of the 8-bit timer register 51 (TM51) can be selected with the timer clock select register 51 (TCL51).

PWM output enable/disable can be selected with bit 0 (TOE50) of TMC50 or bit 0 (TOE51) of TMC51.




Figure 7-16: 8-Bit Timer Control Register Settings for PWM Output Operation

Setting Method

- (1) Set the port latch and port mode register to "0".
- (2) Set the active level width in the 8-bit compare register n (CR5n).
- (3) Select the count clock in the timer clock selection register n (TCL5n).
- (4) Set the active level in bit 1 (TMC5n1) of TMC5n.
- (5) If bit 7 (TCE5n) of TMC5n is set to "1", counting starts. When counting starts, set TCE5n to "0".

Remarks: 1. n = 50, 51

2. x: don't care

PWM Output Operation

- (1) When counting starts, the PWM output (output from TO5n) outputs the inactive level until an overflow occurs.
- (2) When the overflow occurs, the active level specified in step (1) in the setting method is output. The active level is output until CR5n and the count of the 8-bit counter n (TM5n) match.
- (3) The PWM output after CR5n and the count match is the inactive level until an overflow occurs again.
- (4) Steps (2) and (3) repeat until counting stops.
- (5) If counting is stopped by TCE5n = 0, the PWM output goes to the inactive level.

Remarks: 1. n = 50, 51

2. TMC5n4 is only available at TM51.

CRn Changing (M → N) Count Clock 01 N+2 00 01 02 00 N+1 TMn Count Value CRn М Ν Ν TCEn INTTMn OVFn TOn Inactive Level Inactive Level Active Level Inactive Level

Figure 7-17: PWM Output Operation Timing (Active high setting)

Remark: n = 50, 51




Figure 7-18: PWM Output Operation Timings (CRn0 = 00H, active high setting)

Remark: n = 50, 51

Count Clock 01 TMn Count Value 00 01 02 00 01 02 FF 00 00 FF CRn FF **TCEn** INTTMn OVFn TOn Inactive Level Inactive Level Active Level Inactive Level Active Level

Figure 7-19: PWM Output Operation Timings (CRn = FFH, active high setting)

Remark: n = 50, 51




Figure 7-20: PWM Output Operation Timings (CRn changing, active high setting)

Remark: n = 50, 51

Caution: If CRn is changed during TMn operation, the value changed is not reflected until TMn overflows.


7.5 Operation as interval timer (16-bit operation)

(1) Cascade (16-bit timer) mode (TM50 and TM51)

The 16-bit resolution timer/counter mode is set by setting bit 4 (TMC514) of the 8-bit timer mode control register 51 (TMC51) to "1".

In this mode, TM50 and TM51 operate as a 16-bit interval timer that repeatedly generates an interrupt request at intervals specified by the count value set in advance to 8-bit compare registers 50 and 51 (CR50 and CR51).

Figure 7-21: 8-Bit Timer Mode Control Register Settings for 16-Bit Interval Timer Operation



Remark: 0/1: Setting 0 or 1 allows another function to be used simultaneously with the interval timer.

<Setting>

<1> Set each register.

CL50: TCL50 selects a count clock.

TCL51 does not have to be set.

CR50 and CR51: Compare values, where CR50 indicates the low byte and CR51

indicates the high byte. (Each compare value can be set in a

range of 00H to FFH).

• TMC50 and TMC51: Select the mode that clears and starts the timer on coincidence

between TM50 and CR50 (TM51 and CR51).

 $TM50 \rightarrow TMC50 = 0000xxxxB x$: don't care

TM51 \rightarrow TMC51 = 0001xxxxB x: don't care

<2> By setting TCE51 to 1 for TMC51 first, and then setting TCE50 to 1 for TMC50, the count operation is started.

- <3> When the value of CR50 (low byte) and CR51 (high byte) matches with TM50 and TM51, the interrupt INTTM50 is generated (TM50 and TM51 are cleared to 00H).
- <4> After that, INTTM50 is repeatedly generated at the same interval.

Cautions: 1. Be sure to set the compare registers (CR50 and CR51) after stopping the timer operation.

- 2. Even if the timers are connected in cascade, TM51 generates INTTM51 when the count value of TM51 coincides with the value of CR51. Be sure to mask TM51 to disable it from generating an interrupt.
- 3. Set TCE50 and TCE51 in the order of TM51, then TM50.
- 4. Counting can be started or stopped by setting or clearing only TCE50 of TM50 to 1 or 0.

Figure 7-22 shows an example of timing in the 16-bit resolution cascade mode.




Figure 7-22: 16-Bit Resolution Cascade Mode (with TM50 and TM51)

Table 7-12: 8-Bit Timer/Event Counters Interval Times (16-Bit Timer/Event Counter Mode)

TCL502	TCL501	TCL500	Minimum Interval Time	Maximum Interval Time	Resolution
0	0	0	TI50 input cycle	2 ¹⁶ × TIn input cycle	TIn input cycle
0	0	1	TI50 input cycle	2 ¹⁶ × TIn input cycle	TIn input cycle
0	1	0	$2^3 \times 1/f_X$ (1 µs)	$2^{19} \times 1/f_{X}$ (65.5 ms)	$2^3 \times 1/f_X$ (1 µs)
0	1	1	$2^5 \times 1/f_X$ (4 µs)	$2^{21} \times 1/f_{X}$ (262 ms)	$2^5 \times 1/f_X$ (4 µs)
1	0	0	$2^{7} \times 1/f_{X}$ (16 µs)	$2^{23} \times 1/f_X (1.05 s)$	2 ⁷ × 1/f _χ (8 μs)
1	0	1	$2^8 \times 1/f_X (32 \mu s)$	$2^{24} \times 1/f_X$ (2.15 s)	2 ⁸ × 1/f _X (16 μs)
1	1	0	$2^9 \times 1/f_X$ (64 µs)	$2^{25} \times 1/f_X (4.25 s)$	$2^9 \times 1/f_{X}$ (32 µs)
1	1	1	$2^{11} \times 1/f_X$ (256 µs)	$2^{27} \times 1/f_{X}$ (16.7 s)	2 ¹¹ × 1/f _χ (256 μs)

Table 7-13: 8-Bit Timer/Event Counter Square-Wave Output Ranges (16-Bit Timer/Event Counter Mode)

TCL502	TCL501	TCL500	Minimum Pulse Width	Maximum Pulse Width	Resolution
0	1	0	$2^3 \times 1/f_X$ (1 µs)	$2^{19} \times 1/f_X$ (65,5 ms)	$2^3 \times 1/f_X$ (1 µs)
0	1	1	$2^5 imes 1/f_{ ext{X}}$ (4 μ s)	$2^{21} \times 1/f_{X}$ (262 ms)	$2^5 \times 1/f_{ extsf{X}}$ (4 µs)
1	0	0	$2^{7} \times 1/f_{X}$ (16 µs)	$2^{23} \times 1/f_X (1.05 s)$	$2^7 \times 1/f_X$ (8 µs)
1	0	1	$2^8 \times 1/f_X (32 \mu s)$	$2^{24} \times 1/f_X$ (2.15 s)	$2^8 \times 1/f_X$ (16 µs)
1	1	0	$2^9 \times 1/f_X$ (64 µs)	$2^{25} \times 1/f_X (4.25 s)$	$2^9 \times 1/f_X (32 \mu s)$
1	1	1	$2^{11} \times 1/f_X$ (256 µs)	$2^{27} \times 1/f_X (16.7 s)$	$2^{11} \times 1/f_{X}$ (256 µs)

Caution: The clock selection in the cascade mode (16-bit timer/event counter mode) is done by the register TCL50.

Remarks: 1. f_X : Main system clock oscillation frequency.


2. Values in parentheses when operated at $f_X = 8.0$ MHz.

7.6 Cautions on 8-Bit Timer/Event Counters 50 and 51

(1) Timer start errors

An error with a maximum of one clock might occur concerning the time required for a match signal to be generated after the timer starts. This is because 8-bit timer registers 50 and 51 are started asynchronously with the count pulse.

Figure 7-23: 8-bit Timer Registers 50 and 51 Start Timings



Remark: n = 50, 51

(2) Compare registers 50 and 51 sets

The 8-bit compare registers (CR50 and CR51) can be set to 00H.

Thus, when an 8-bit compare register is used as an event counter, one-pulse count operation can be carried out.

TIn Input

CRn

00H

TMn Count Value

00H

00H

00H

TOn

Interrupt Request Flag


Figure 7-24: External Event Counter Operation Timings

Remark: n = 50, 51

(3) Operation after compare register change during timer count operation

If the values after the 8-bit compare registers (CR50 and CR51) are changed are smaller than those of 8-bit timer registers (TM50 and TM51), TM50 and TM51 continue counting, overflow and then restarts counting from 0. Thus, if the value (M) after CR50 and CR51 change is smaller than that (N) before change it is necessary to restart the timer after changing CR50 and CR51.

Figure 7-25: Timings after Compare Register Change during Timer Count Operation



Remark: n = 50, 51

Chapter 8 8-Bit Timer 52

8.1 8-Bit Timer 52 Functions

The 8-bit timer 52 (TM52) has the following function:

Interval timer

(1) 8-bit interval timer

Interrupts are generated at the preset time intervals.

Table 8-1: 8-Bit Timer 52 Interval Times

Minimum Interval Width	Maximum Interval Width	Resolution
$2^3 \times 1/f_X$ (1 µs)	$2^{11} \times 1/f_X$ (256 µs)	$2^3 \times 1/f_X$ (1 µs)
$2^4 \times 1/f_X$ (2 µs)	$2^{12} \times 1/f_X$ (512 µs)	$2^4 \times 1/f_X$ (2 µs)
$2^5 \times 1/f_X (4 \mu s)$	$2^{13} \times 1/f_{X}$ (1 µs)	$2^5 \times 1/f_X$ (4 µs)
2 ⁷ × 1/f _χ (16 μs)	$2^{15} \times 1/f_X$ (4 ms)	$2^{7} \times 1/f_{X}$ (16 µs)
2 ⁹ × 1/f _χ (64 μs)	2 ¹⁷ × 1/f _X (16 ms)	$2^9 \times 1/f_X (64 \mu s)$
2 ¹¹ × 1/f _χ (256 μs)	2 ¹⁹ × 1/f _X (65.5 ms)	$2^{11} \times 1/f_X$ (256 µs)

Remarks: 1. f_X: Main system clock oscillation frequency

2. Values in parentheses when operated at $f_X = 8.0$ MHz.

8.2 8-Bit Timer 52 Configurations

The 8-bit timer 52 consists of the following hardware.

Table 8-2: 8-Bit Timer 52 Configurations

Item	Configuration	
Timer register	8 bit (TM52)	
Compare Register	8 bit (CR52)	
Timer output	none	
Control register	Timer clock select register 52 (TCL52)	
Control register	8-bit timer mode control register 52 (TMC52)	

Remarks: 1. f_X: Main system clock oscillation frequency

2. Values in parentheses when operated at $f_X = 8.0$ MHz.




Figure 8-1: 8-Bit Timer/Event Counter 52 Block Diagram

Note: The output signal of the timer TM52 can be used as clock input of the meter controller/driver.

(1) Compare register 52 (CR52)

This 8-bit register compares the value with the count value of the 8-bit timer register 52 (TM52). If they match, an interrupt request (INTTM52) is generated.

CR52 is set with an 8-bit memory manipulation instruction.

RESET input sets CR52 value to 00H.

(2) 8-bit timer register 52 (TM52)

This 8-bit register counts pulses.

TM52 is read with an 8-bit memory manipulation instruction.

RESET input sets TM52 to 00H.

8.3 8-Bit Timer 52 Control Registers

The following two types of registers are used to control the 8-bit timer 52.

- Timer clock select register 52 (TCL52)
- 8-bit timer mode control register 52 (TMC52)

(1) Timer clock select register 52 (TCL52)

This register sets the count clock of the 8-bit timer register 52. TCL52 is set with an 8-bit memory manipulation instruction. RESET input sets TCL52 to 00H.

Figure 8-2: Timer Clock Select Register 52 Format

	7	6	5	4	3	2	1	0	R/W	Address	After Reset
TCL52	0	0	0	0	0	TCL522	TCL521	TCL520	R/W	FF79H	00H

TCL522	TCL521	TCL520	8-bit Timer Register 52 Count Clock Selection
0	1	0	f _X /2 ³ (1.0 MHz)
0	1	1	f _X /2 ⁴ (500 KHz)
1	0	0	f _X /2 ⁵ (250 KHz)
1	0	1	f _X /2 ⁷ (62.5 KHz)
1	1	0	f _X /2 ⁹ (15.6 KHz)
1	1	1	f _X /2 ¹¹ (3.9 KHz)
Other than above		ove	Setting prohibited

Caution: When rewriting TCL52 to other data, stop the timer operation beforehand.

Remarks: 1. f_X: Main system clock oscillation frequency

2. Values in parentheses when operated at $f_X = 8.0$ MHz.

(2) 8-bit timer mode control register 52 (TMC52)

This register enables/stops the operation of the 8-bit timer register 52. TMC52 is set with an 1-bit or an 8-bit memory manipulation instruction. RESET input sets TMC52 to 04H.

Figure 8-3: 8-Bit Timer Output Control Register Format

	<7>	6	5	4	3	2	1	0	R/W	Address	After Reset
TMC52	TCE52	0	0	0	0	0	TMC521	0	R/W	FF78H	00H

TMC521	Timer Output F/F1 Control				
0	Inversion operation disabled				
1	Inversion operation enabled				

TCE52	8-Bit Timer Register 50 Operation Control
0	Operation Stop (TM50 clear to 0)
1	Operation Enable

Cautions: 1. Timer operation must be stopped before setting TMC52.

2. Be sure to set bit 0 to 0 and bit 2 to bit 6 to 0.

Remark: In case the timer TM52 is used as clock input of the meter C/D. The bit TMC521 has to be set to 1.

8.4 8-Bit Timer 52 Operations

8.4.1 Interval timer operations

Setting the 8-bit timer mode control register (TMC52) as shown in Figure 8-4 allows operation as an interval timer. An interrupt is generated repeatedly using the count value preset in the 8-bit compare register (CR52) as the interval.

When the count value of the 8-bit timer register 52 (TM52) matches the value set to CR52, counting continues with the TM52 value cleared to 0 and the interrupt request signal INTTM52 is generated. Count clock of the 8-bit timer register 52 (TM52) can be selected with the timer clock select register 52 (TCL52).

Figure 8-4: 8-Bit Timer Mode Control Register Settings for Interval Timer Operation






Figure 8-5: Interval Timer Operation Timings (1/3) (a) When N = 00H to FFH



Remark: Interval time = $(N + 1) \times t$: N = 00H to FFH

Figure 8-5: Interval Timer Operation Timings (2/3)
(b) When CR52 = 00H



(c) When CR52 = FFH






Figure 8-5: Interval Timer Operation Timings (3/3)
(d) Operated by CR52 transition (M < N)



(e) Operated by CR52 transition (M > N)



[MEMO]

Chapter 9 Watch Timer


9.1 Watch Timer Functions

The watch timer has the following functions:

- · Watch timer
- Interval timer

The watch timer and the interval timer can be used simultaneously. The Figure 9-1 shows Watch Timer Block Diagram.

Figure 9-1: Block Diagram of Watch Timer



(1) Watch timer

When the main system clock or subsystem clock is used, interrupt requests (INTWT) are generated at 0.25 second intervals.

(2) Interval timer

Interrupt requests (INTWTI) are generated at the preset time interval.

Table 9-1: Interval Timer Interval Time

Interval Time	When operated at $f_X = 8.00 \text{ MHz}$	When operated at $f_X = 4.00 \text{ MHz}$
2 ⁴ /f _W	256 µs	512 µs
2 ⁵ /f _W	512 µs	1 ms
2 ⁶ /f _W	1 ms	2 ms
2 ⁷ /f _W	2 ms	4 ms
2 ⁸ /f _W	4 ms	8.19 ms
2 ⁹ /f _W	8.19 ms	16.3 ms

Remarks: 1. f_X: Main system clock oscillation frequency

2. f_W : Watch timer clock frequency

9.2 Watch Timer Configuration

The watch timer consists of the following hardware.

Table 9-2: Watch Timer Configuration

Item	Configuration
Counter	5 bits × 1
Prescaler	9 bits × 1
Control register	Watch timer mode control register (WTM)

9.3 Watch Timer Mode Register (WTM)

This register sets the watch timer count clock, the watch timer operating mode, and prescaler interval time and enables/disables prescaler and 5-bit counter operations. WTM is set with a 1-bit or 8-bit memory manipulation instruction.

RESET input sets WTM to 00H.

Figure 9-2: Watch Timer Mode Control Register (WTM) Format (1/2)

	7	6	5	4	3	2	1	0	R/W	Address	After Reset
WTM	WTM7	WTM6	WTM5	WTM4	WTM3	0	WTM1	WTM0	R/W	FF41H	00H

W	TM7	Watch Timer Count Clock Selection
	0	Input clock set to f _X / 2 ⁷
	1	Input clock set to f _X / 2 ¹¹

Prescaler Interval Time Selection f_X = 8.00 MHz Operation WTM6 WTM5 WTM4 f_X = 4.00 MHz Operation $f_W = f_X/2^7$ $f_W = f_X/2^7$ $2^4/f_W$ (256 µs) $2^4/f_W$ (512 µs) 0 0 0 $2^{5}/f_{W}$ (512 µs) $2^{5}/f_{W}w$ (1 ms) 0 0 1 $2^{6}/f_{W}$ (1 ms) $2^{6}/f_{W}$ (2 ms) 0 1 0 $2^{7}/f_{W}$ (2 ms) $2^{7}/f_{W}$ (4 ms) 0 1 1 $2^{8}/f_{W}$ (4 ms) 28/f_W (8.19 ms) 0 1 0 $2^{9}/f_{W}$ (8.19 ms) $2^{9}/f_{W}$ (16.38 ms) 1 0 1 Other than above Setting prohibited

I	WTM3	Watch Operating Mode Selections
Ī	0	Normal operating mode (interrupt generation at 2 ¹⁴ /f _W)
Ī	1	Fast feed operating mode (interrupt generation at 2 ⁵ /f _W)

*

Figure 9-2: Watch Timer Mode Control Register (WTM) Format (2/2)

I	WTM1	5-Bit Counter Operation Control
	0	Clear after operation stop
	1	Operation enable

	WTM0	Prescaler Operation Control
	0	Clear after operation stop
ĺ	1	Operation enable

Caution: When the watch timer is used, the prescaler should not be cleared frequently. When rewriting WTM4 to WTM6 to other data, stop the timer operation beforehand.

Remarks: 1. f_W : Watch timer clock frequency $(f_X/2^7 \text{ or } f_X/2^{11})$

2. f_X: Main system clock oscillation frequency

9.4 Watch Timer Operations

9.4.1 Watch timer operation

When the 8.00-MHz main system clock is used, the timer operates as a watch timer and generates interrupt requests at a constant time interval.

When bit 0 (WTM0) and bit 1 (WTM1) of the watch timer mode control register (WTM) are set to 1, the count operation starts. When set to 0, the 5-bit counter is cleared and the count operation stops. For simultaneous operation of the interval timer, zero-second start can be only the watch timer by setting WTM1 to 0. However, since the 9-bit prescaler is not cleared the first overflow of the watch timer (INTWT) after zero-second start may include an error of up to $2^9 \times 1/f_W$.

9.4.2 Interval timer operation

The watch timer operates as interval timer which generates interrupt request repeatedly at an interval of the preset count value.

The interval time can be selected with bits 4 to 6 (WTM4 to WTM6) of the watch timer mode control register (WTM).

WTM6 WTM5 WTM4 f_x = 8.00 MHz Operation f_X = 4.00 MHz Operation Interval Time $2^4 \times 1/f_{W}$ 0 0 0 256 µs 512 µs $2^5 \times 1/f_{W}$ 0 0 512 µs 1 ms $2^6 \times 1/f_W$ 0 0 1 ms 2 ms $2^7 \times 1/f_W$ 0 1 2 ms 4 ms $2^8 \times 1/f_W$ 0 0 4 ms 1 8.19 ms $2^9 \times 1/f_W$ 0 16.3 ms 8.19 ms Other than above Setting prohibited

Table 9-3: Interval Timer Operation

Remarks: 1. f_X: Main system clock oscillation frequency

2. f_W: Watch timer clock frequency




Figure 9-3: Operation Timing of Watch Timer/Interval Timer

Remark: f_W: Watch timer clock frequency

Chapter 10 Watchdog Timer

10.1 Watchdog Timer Functions

The watchdog timer has the following functions:

- · Watchdog timer
- Interval timer

Caution: Select the watchdog timer mode or the interval timer mode with the watchdog timer mode register (WDTM).

(1) Watchdog timer mode

Upon detection of an inadvertent program loop, a non-maskable interrupt request or $\overline{\text{RESET}}$ can be generated.

Table 10-1: Watchdog Timer Inadvertent Program Overrun Detection Times

Runaway Detection Time							
$2^{12} \times 1/f_X$	$2^{12} \times 1/f_X$ (512 µs)						
$2^{13} \times 1/f_X$	$2^{13} \times 1/f_X$ (1 ms)						
$2^{14} \times 1/f_X$	$2^{14} \times 1/f_X (2 ms)$						
$2^{15} \times 1/f_X$	$2^{15} \times 1/f_X$ (4 ms)						
$2^{16} \times 1/f_X$	$2^{16} \times 1/f_X$ (8.19 ms)						
$2^{17} \times 1/f_X$	$2^{17} \times 1/f_{X}$ (16.38 ms)						
$2^{18} \times 1/f_X$	$2^{18} \times 1/f_X$ (32.76 ms)						
$2^{20} \times 1/f_X$	$2^{20} \times 1/f_{X}$ (131 ms)						

Remark: Figures in parentheses apply to operation with f_{χ} = 8.0 MHz.

(2) Interval timer mode

Interrupts are generated at the preset time intervals.

Table 10-2: Interval Times

Interval Time							
$2^{12} \times 1/f_X$	$2^{12} \times 1/f_{X}$ (512 µs)						
$2^{13} \times 1/f_{\chi}$	$2^{13} \times 1/f_X (1 \text{ ms})$						
$2^{14} \times 1/f_{\chi}$	$2^{14} \times 1/f_X (2 \text{ ms})$						
$2^{15} \times 1/f_{\chi}$	$2^{15} \times 1/f_X$ (4 ms)						
$2^{16} \times 1/f_{\chi}$	$2^{16} \times 1/f_X$ (8.19 ms)						
$2^{17} \times 1/f_{\chi}$	$2^{17} \times 1/f_{X}$ (16.38 ms)						
$2^{18} \times 1/f_{\chi}$	$2^{18} \times 1/f_{X}$ (32.76 ms)						
$2^{20} \times 1/f_X$	$2^{20} \times 1/f_X$ (131 ms)						

Remark: Figures in parentheses apply to operation with $f_X = 8.0$ MHz.


10.2 Watchdog Timer Configuration

The watchdog timer consists of the following hardware.

Table 10-3: Watchdog Timer Configuration

Item	Configuration				
Control register	Timer clock select register (WDCS)				
Control register	Watchdog timer mode register (WDTM)				

Figure 10-1: Watchdog Timer Block Diagram



10.3 Watchdog Timer Control Registers

The following two types of registers are used to control the watchdog timer.

- Watchdog timer clock select register (WDCS)
- Watchdog timer mode register (WDTM)

(1) Watchdog timer clock select register (WDCS)

This register sets the watchdog timer count clock. WDCS is set with 8-bit memory manipulation instruction.

RESET input sets WDCS to 00H.

Figure 10-2: Timer Clock Select Register 2 Format

	7	6	5	4	3	2	1	0	R/W	Address	After Reset
WDCS	0	0	0	0	0	WDCS2	WDCS1	WDCS0	R/W	FF42H	00H

WDCS2	WDCS1	WDCS0	Overflow Time of Watchdog Timer
0	0	0	f _X /2 ¹² (512 μs)
0	0	1	f _X /2 ¹³ (1 ms)
0	1	0	f _X /2 ¹⁴ (2 ms)
0	1	1	f _X /2 ¹⁵ (4 ms)
1	0	0	f _X /2 ¹⁶ (8.19 ms)
1	0	1	f _X /2 ¹⁷ (16.38 ms)
1	1	0	f _X /2 ¹⁸ (32.76 ms)
1	1	1	f _X /2 ²⁰ (131 ms)

Caution: When rewriting WDCS to other data, stop the timer operation beforehand.

Remarks: 1. f_X: Main system clock oscillation frequency

2. Figures in parentheses apply to operation with $f_X = 8.0$ MHz.

(2) Watchdog timer mode register (WDTM)

This register sets the watchdog timer operating mode and enables/disables counting. WDTM is set with an 1-bit or an 8-bit memory manipulation instruction.

RESET input sets WDTM to 00H.

Figure 10-3: Watchdog Timer Mode Register Format

	<7>	6	5	4	3	2	1	0	R/W	Address	After Reset
WDTM	RUN	0	0	WDTM4	WDTM3	0	0	0	R/W	FFF9H	00H

WDTM4	WDTM3	Watchdog Timer Operation Mode Selection Note 1
0	Х	Interval timer mode (Maskable interrupt occurs upon generation of an overflow)
1	0	Watchdog timer mode 1 (Non-maskable interrupt occurs upon generation of an overflow)
1	1	Watchdog timer mode 2 (Reset operation is activated upon generation of an overflow)

RUN	Watchdog Timer Operation Mode Selection Note 2			
0	Count stop			
1	Counter is cleared and counting starts			

Notes: 1. Once set to 1, WDTM3 and WDTM4 cannot be cleared to 0 by software.

2. Once set to 1, RUN cannot be cleared to 0 by software. Thus, once counting starts, it can only be stopped by RESET input.

Caution: When 1 is set in RUN so that the watchdog timer is cleared, the actual overflow time is up to 0.5% shorter than the time set by watchdog timer clock select register.

Remark: x = don't care.

10.4 Watchdog Timer Operations

10.4.1 Watchdog timer operation

When bit 4 (WDTM4) of the watchdog timer mode register (WDTM) is set to 1, the watchdog timer is operated to detect any inadvertent program loop.

The watchdog timer count clock (inadvertent program loop detection time interval) can be selected with bits 0 to 2 (WDCS0 to WDCS2) of the timer clock select register (WDCS).

Watchdog timer starts by setting bit 7 (RUN) of WDTM to 1. After the watchdog timer is started, set RUN to 1 within the set overrun detection time interval. The watchdog timer can be cleared and counting is started by setting RUN to 1. If RUN is not set to 1 and the inadvertent program loop detection time is past, system reset or a non-maskable interrupt request is generated according to the WDTM bit 3 (WDTM3) value.

The watchdog timer can be cleared when RUN is set to 1.

The watchdog timer continues operating in the HALT mode but it stops in the STOP mode. Thus, set RUN to 1 before the STOP mode is set, clear the watchdog timer and then execute the STOP instruction.

Cautions: 1. The actual overrun detection time may be shorter than the set time by a maximum of 0.5%.

2. When the subsystem clock is selected for CPU clock, watchdog timer count operation is stopped.

WDCS2	WDCS1	WDCS0	Runaway Detection Time				
0	0	0	f _X /2 ¹² (512 μs)				
0	0	1	f _X /2 ¹³ (1 ms)				
0	1	0	f _X /2 ¹⁴ (2 ms)				
0	1	1	f _X /2 ¹⁵ (4 ms)				
1	0	0	f _X /2 ¹⁶ (8.19 ms)				
1	0	1	f _X /2 ¹⁷ (16.38 ms)				
1	1	0	f _X /2 ¹⁸ (32.76 ms)				
1	1	1	f _X /2 ²⁰ (131 ms)				

Table 10-4: Watchdog Timer Overrun Detection Time

Remarks: 1. f_X: Main system clock oscillation frequency

2. Figures in parentheses apply to operation with $f_X = 8.0$ MHz.

10.4.2 Interval timer operation

The watchdog timer operates as an interval timer which generates interrupts repeatedly at an interval of the preset count value when bit 3 (WDTM3) of the watchdog timer mode register (WDTM) is set to 0, respectively.

When the watchdog timer operates as interval timer, the interrupt mask flag (TMMK4) and priority specify flag (TMPR4) are validated and the maskable interrupt request (INTWDT) can be generated. Among maskable interrupts, the INTWDT default has the highest priority.

The interval timer continues operating in the HALT mode but it stops in STOP mode. Thus, set bit 7 (RUN) of WDTM to 1 before the STOP mode is set, clear the interval timer and then execute the STOP instruction.

Cautions: 1. Once bit 4 (WDTM4) of WDTM is set to 1 (with the watchdog timer mode selected), the interval timer mode is not set unless RESET input is applied.

- 2. The interval time just after setting with WDTM may be shorter than the set time by a maximum of 0.5%.
- 3. When the subsystem clock is selected for CPU clock, watchdog timer count operation is stopped.

WDCS2	WDCS1	WDCS0	Interval Time
0	0	0	f _χ /2 ¹² (512 μs)
0	0	1	f _X /2 ¹³ (1 ms)
0	1	0	f _X /2 ¹⁴ (2 ms)
0	1	1	f _X /2 ¹⁵ (4 ms)
1	0	0	f _X /2 ¹⁶ (8.19 ms)
1	0	1	f _X /2 ¹⁷ (16.38 ms)
1	1	0	f _X /2 ¹⁸ (32.76 ms)
1	1	1	f _X /2 ²⁰ (131 ms)

Table 10-5: Interval Timer Interval Time

Remarks: 1. f_X: Main system clock oscillation frequency

2. Figures in parentheses apply to operation with $f_X = 8.0$ MHz.

[MEMO]

Chapter 11 Clock Output Control Circuit

11.1 Clock Output Control Circuit Functions

The clock output control circuit is intended for carrier output during remote controlled transmission and clock output for supply to peripheral LSI. Clocks selected with the clock output selection register (CKS) are output from the PCL/P61/SGOA pin.

Follow the procedure below to route clock pulses to the SGOA pin:

- (1) Select the clock pulse output frequency (with clock pulse output disabled) with bits 0 to 3 (CCS0 to CCS2) of CKS.
- (2) Set the P61 output latch to 0.
- (3) Set bit 1 (PM61) of port mode register 6 to 0 (set to output mode).
- (4) Set bit 4 (CLOE) of clock output selection register to 1.

Caution: Clock output cannot be used when setting P61 output latch to 1.

Remark: When clock output enable/disable is switched, the clock output control circuit does not generate pulses with smaller widths than the original signal carries. (See the portions marked with * in Figure 10-1).

Figure 11-1: Remote Controlled Output Application Example


11.2 Clock Output Control Circuit Configuration

The clock output control circuit consists of the following hardware.

Table 11-1: Clock Output Control Circuit Configuration

Item	Configuration			
Control register	Clock output selection register (CKS)			
Control register	Port mode register 6 (PM6)			

Figure 11-2: Clock Output Control Circuit Block Diagram



11.3 Clock Output Function Control Registers

The following two types of registers are used to control the clock output function.

- Clock output selection register (CKS)
- Port mode register 6 (PM6)

(1) Clock output selection register (CKS)

This register sets PCL output clock. CKS is set with an 1-bit or an 8-bit memory manipulation instruction.

RESET input sets CKS to 00H.

Caution: When enabling PCL output, set CCS0 to CCS2, then set 1 in CLOE with an 1-bit memory manipulation instruction.

Figure 11-3: Timer Clock Select Register 0 Format

	7	6	5	<4>	3	2	1	0	R/W	Address	After Reset
CKS	0	0	0	CLOE	0	CCS2	CCS1	CCS0	R/W	FF40H	00H

CCS2	CCS1	CCS0	PCL Output Clock Selection				
0	0	0	f _X (8 MHz)				
0	0	1	f _X /2 ¹ (4 MHz)				
0	1	0	f _X /2 ² (2 MHz)				
0	1	1	f _X /2 ³ (1 MHz)				
1	0	0	f _X /2 ⁴ (500 KHz)				
1	0	1	f _X /2 ⁵ (250 KHz)				
1	1	0	f _X /2 ⁶ (125 KHz)				
1	1	1	f _X /2 ⁷ (62.5 KHz)				
Other than above		ove	Setting prohibited				

CLOE	PCL Output Control
0	Output disable
1	Output enable

Remarks: 1. f_X: Main system clock oscillation frequency

2. Figures in parentheses apply to operation with $f_X = 8.0$ MHz.

Chapter 11 Clock Output Control Circuit

(2) Port mode register 6 (PM6)

With this register the port mode PM3 can be set bit-wise.

When using the P61/PCL/SGOA pin for clock output function, set PM61 and output latch of P61 to 0.

PM6 is set with a 1-bit or 8-bit memory manipulation instruction.

RESET input sets PM6 to FFH.

Figure 11-4: Port Mode Register 6 Format

	7	6	5	4	3	2	1	0	R/W	Address	After Reset
PM6	0	0	PM65	PM64	PM63	PM62	PM61	PM60	R/W	FF26H	FFH

PM6n	PM6n Pin Input/Output Mode Selection (n = 0 to 5)
0	Output mode (output buffer ON)
1	Input mode (output buffer OFF)

Chapter 12 A/D Converter

12.1 A/D Converter Functions

The A/D converter is an 8-bit resolution converter that converts analog input voltages into digital values. It can control up to 5 analog input channels (ANI0 to ANI4).

This A/D converter has the following functions:

(1) A/D conversion with 8-bit resolution

With the analog input channel specification register (ADS1) one out of 5 analog input channels is selected. Conversion time and start of sampling is controlled by the A/D converter mode register (ADM). Each time the conversion has been completed, an interrupt request (INTAD) is generated.

(2) Power-fail detection function

The result of an A/D conversion (value of the ADCR1 register) and the value of PFT register (PFT: power-fail compare threshold value register) are compared. If the condition for comparison is satisfied, the INTAD is generated.




Figure 12-1: A/D Converter Block Diagram

PFCM PFEN ANI0/P10 © ANI1/P11 @-INTAD Multiplexer ANI2/P12 @-A/D converter Comparator ANI3/P13 © Power-fail compare ANI4/P14 @ threshold value register (PFT) Power-fail compare mode register (PFM) Internal bus

Figure 12-2: Power-Fail Detection Function Block Diagram

12.2 A/D Converter Configuration

A/D converter consists of the following hardware.

Item	Configuration					
Analog input	5 channels (ANI0 to ANI4)					
Registers	Successive approximation register (SAR)					
Registers	A/D conversion result register (ADCR1)					
	A/D converter mode register (ADM1)					
Control registers	Analog input channel specification register (ADS1)					
Control registers	Power-fail compare mode register (PFM)					
	Power-fail compare threshold value register (PFT)					

Table 12-1: A/D Converter Configuration

(1) Successive approximation register (SAR)

This register compares the analog input voltage value to the voltage tap (compare voltage) value applied from the series resistor string, and holds the result from the most significant bit (MSB). When up to the least significant bit (LSB) is set (end of A/D conversion), the SAR contents are transferred to the A/D conversion result register.

(2) A/D conversion result register (ADCR1)

This register holds the A/D conversion result. Each time when the A/D conversion ends, the conversion result is loaded from the successive approximation register.

ADCR1 is read with an 8-bit memory manipulation instruction.

RESET input clears ADCR1 to 00H.

Caution: If a write operation is executed to the A/D converter mode register (ADM1) and the analog input channel specification register (ADS1), the contents of ADCR1 are undefined. Read the conversion result before a write operation is executed to ADM1 and ADS1. If a timing other than the above is used, the correct conversion result may not be read.

(3) Sample & hold circuit

The sample & hold circuit samples each analog input sequential applied from the input circuit, and sends it to the voltage comparator. This circuit holds the sampled analog input voltage value during A/D conversion.

(4) Voltage comparator

The voltage comparator compares the analog input to the series resistor string output voltage.

(5) Series resistor string

The series resistor string is in AV_{DD} to AV_{SS}, and generates a voltage to be compared to the analog input.

(6) ANI0 to ANI4 pins

These are five analog input pins to feed analog signals to the A/D converter. ANI0 to ANI4 are alternate-function pins that can also be used for digital input.

Caution: Use ANI0 to ANI4 input voltages within the specified range. If a voltage higher than AV_{DD} or lower than AV_{SS} is applied (even if within the absolute maximum rating range), the conversion value of that channel will be undefined and the conversion values of other channels may also be affected.

(7) AV_{DD} pin (shared with AV_{REF} pin)

This pin supplies the A/D converter reference voltage and is used as the power supply pin of the A/D-converter.

It converts signals from ANI0 to ANI4 into digital signals according to the voltage applied between AV_{DD} and AV_{SS} .

Keep the AV_{DD}/AV_{REF} pin always at the same potential as the V_{DD} pin, even when the A/D-converter is not used.

(8) AV_{SS} pin

This is the GND potential pin of the A/D converter. Always keep it at the same potential as the V_{SS} pin even when not using the A/D converter.

12.3 A/D Converter Control Registers

The following 4 types of registers are used to control A/D converter.

- A/D converter mode register (ADM1)
- Analog input channel specification register (ADS1)
- Power-fail compare mode register (PFM)
- Power-fail compare threshold value register (PFT)

(1) A/D converter mode register (ADM1)

This register sets the conversion time for analog input to be A/D converted, conversion start/stop, and external trigger. ADM1 is set with an 1-bit or an 8-bit memory manipulation instruction.

RESET input clears ADM1 to 00H.

Figure 12-3: A/D Converter Mode Register (ADM1) Format

	<7>	6	5	4	3	2	1	0	R/W	Address	After Reset
ADM1	ADCS1	0	FR12	FR11	FR10	0	0	0	R/W	FF98H	00H

ADCS1	A/D Conversion Operation Control							
0	Stop conversion operation							
1	Enable conversion operation							

FR12	FR11	FR10	Conversion Time Selection Note
0	0	0	144/f _X
0	0	1	120/f _X
0	1	0	96/f _X
1	0	0	288/f _X
1	0	1	240/f _X
1	1	0	192/f _X
Oth	ner than ab	ove	Setting prohibited

Note: Set so that the A/D conversion time is 14 μ s or more.

Caution: Bits 0 to 2 and bit 6 must be set to 0.

Remark: f_X: Main system clock oscillation frequency.

(2) Analog input channel specification register (ADS1)

This register specifies the analog voltage input port for A/D conversion. ADS1 is set with an 8-bit memory manipulation instruction.

RESET input clears ADS1 to 00H.

Figure 12-4: Analog Input Channel Specification Register (ADS1) Format

	7	6	5	4	3	2	1	0	R/W	Address	After Reset
ADS1	0	0	0	0	0	ADS12	ADS11	ADS10	R/W	FF99H	00H

ADS12	ADS11	ADS10	Analog Input Channel Specification
0	0	0	ANI0
0	0	1	ANI1
0	1	0	ANI2
0	1	1	ANI3
1	0	0	ANI4
Other than above			Setting prohibited

Caution: Bits 3 to 7 must be set to 0.

(3) Power-fail compare mode register (PFM)

The power-fail compare mode register (PFM) controls a comparison operation. PFM is set with an 1-bit or an 8-bit memory manipulation instruction.

RESET input clears PFM to 00H.

Figure 12-5: Power-Fail Compare Mode Register (PFM) Format

	7	6	5	4	3	2	1	0	R/W	Address	After Reset
PFM	PFEN	PFCM	0	0	0	0	0	0	R/W	FF9AH	00H

PFEN	Enables Power-Fail Comparison
0	Disables power-fail comparison (used as normal A/D converter)
1	Enables power-fail comparison (used to detect power failure)

PFCM		Power-Fail Compare Mode Selection					
0	ADCR1 ≥ PFT	Generates interrupt request signal INTAD					
ADCR1 < PFT		Does not generate interrupt request signal INTAD					
1	ADCR1 ≥ PFT	Does not generate interrupt request signal INTAD					
'	ADCR1 < PFT	Generates interrupt request signal INTAD					

Caution: Bits 0 to 5 must be set to 0.

(4) Power-fail compare threshold value register (PFT)

The power-fail compare threshold value register (PFT) sets a threshold value against which the result of A/D conversion is to be compared.

PFT is set with an 8-bit memory manipulation instruction.

RESET input clears PFT to 00H.

Figure 12-6: Power-fail compare threshold value register (PFT)

	7	6	5	4	3	2	1	0	R/W	Address	After Reset
PFT	PFT7	PFT6	PFT5	PFT4	PFT3	PFT2	PFT1	PFT0	R/W	FF9BH	00H

12.4 A/D Converter Operations

12.4.1 Basic Operations of A/D Converter

- <1> Select one channel for the A/D conversion with the analog input channel specification register (ADS1).
- <2> The voltage input to the selected analog input channel is sampled by the sample & hold circuit.
- <3> When sampling has been done for a certain time, the sample & hold circuit is placed in the hold state and the analog input voltage is held until the A/D conversion operation is complete.
- <4> Upon completion of the comparison of 8-bits, the digital result of the A/D conversion resides in SAR. The result is latched in the A/D conversion result register (ADCR1).
 At the same time, the A/D conversion end interrupt request (INTAD) can also be generated.
- * Caution: The first A/D conversion value just after starting the A/D conversion (ADCS1=1) is undefined.




Figure 12-7: Basic Operation of 8-Bit A/D Converter

A/D conversion operations are performed continuously until bit 7 (ADCS1) of the A/D converter mode register (ADM1) is reset (to 0) by software.

If a write operation to the ADM1 and analog input channel specification register (ADS1) is performed during an A/D conversion operation, the conversion operation is initialized, and if the ADCS1 bit is set (to 1), conversion starts again from the beginning.

RESET input sets the A/D conversion result register (ADCR1) to 00H.

12.4.2 Input voltage and conversion results

The relation between the analog input voltage input to the analog input pins (ANI0 to ANI4) and the A/D conversion result (stored in the A/D conversion result register (ADCR1)) is given by the following expression.

ADCR1 = INT (
$$\frac{V_{IN}}{AV_{DD}} \times 256 + 0.5$$
)

or

$$(ADCR1 - 0.5) \times \frac{AV_{DD}}{256} - V_{IN} < (ADCR1 + 0.5) \times \frac{AV_{DD}}{256}$$

where, INT(): Function which returns integer part of value in parentheses


V_{IN} : Analog input voltage

 AV_{DD} : AV_{DD} pin voltage

ADCR1 : A/D conversion result register (ADCR1) value

Figure 12-8, "Relation between Analog Input Voltage and A/D Conversion Result," on page 189 shows the relation between the analog input voltage and the A/D conversion result.

Figure 12-8: Relation between Analog Input Voltage and A/D Conversion Result



12.4.3 A/D converter operation mode

The operation mode of the A/D converter is the select mode. One analog input channel is selected from among ANI0 to ANI4 with the analog input channel specification register (ADS1) and A/D conversion is performed when bit ADCS1 in ADM1 is set to 1.

The following two types of functions can be selected by setting the PFEN flag of the PFM register.

- Normal 8-bit A/D converter (PFEN = 0)
- Power-fail detection function (PFEN = 1)

(1) A/D conversion (when PFEN = 0)

When bit 7 (ADCS1) of the A/D converter mode register (ADM1) is set to 1 and bit 7 of the power-fail compare mode register (PFM) is set to 0, A/D conversion of the voltage applied to the analog input pin specified with the analog input channel specification register (ADS1) starts.

Upon the end of the A/D conversion, the conversion result is stored in the A/D conversion result register (ADCR1), and the interrupt request signal (INTAD) is generated. After one A/D conversion operation has ended, the next conversion operation is immediately started. A/D conversion operations are repeated until new data is written to ADS1.

If ADS1 is rewritten during A/D conversion operation, the A/D conversion operation under execution is stopped, and A/D conversion of a newly selected analog input channel is started.

If data with ADCS1 set to 0 is written to ADM1 during A/D conversion operation, the A/D conversion operation stops immediately.

(2) Power-fail detection function (when PFEN = 1)

When bit 7 (ADCS1) of the A/D converter mode register (ADM1) and bit 7 (PFEN) of the power-fail compare mode register (PFM) are set to 1, A/D conversion of the voltage applied to the analog input pin specified with the analog input channel specification register (ADS1) starts.

Upon the end of the A/D conversion, the conversion result is stored in the A/D conversion result register (ADCR1), compared with the value of the power-fail compare threshold value register (PFT), and INTAD is generated under the condition specified by the PFCM flag of the PFM register.

Caution: When executing power-fail comparison, the interrupt request signal (INTAD) is not generated on completion of the first conversion after ADCS1 has been set to 1. INTAD is valid from completion of the second conversion.

ADM1 rewrite ADCS1 = 1 ADCS1 = 0ADS1 rewrite ANIn ANIn ANIn ANIm ANIm A/D conversion Conversion suspended; - Stop Conversion results are not stored ADCR1 ANIn ANIn ANIm INTAD (PFEN = 0)INTAD (PFEN = 1) First conversion Condition satisfied

Figure 12-9: A/D Conversion

Remarks: 1. n = 0, 1, ..., 4

2. m = 0, 1, ..., 4


12.5 A/D Converter Precautions

(1) Current consumption in standby mode

A/D converter stops operating in the standby mode. At this time, current consumption can be reduced (\approx 250 μ A @ AV_{DD} = 5 V) by setting bit 7 (ADCS1) of the A/D converter mode register (ADM1) to 0 in order to stop conversion.

Figure 11-10 shows how to reduce the current consumption in the standby mode.

Figure 12-10: Example Method of Reducing Current Consumption in Standby Mode



(2) Input range of ANI0 to ANI4

The input voltages of ANI0 to ANI4 should be within the specification range. In particular, if a voltage higher than AV_{DD} or lower than AV_{SS} is input (even if within the absolute maximum rating range), the conversion value of that channel will be undefined and the conversion values of other channels may also be affected.

(3) Contending operations

(a) Contention between A/D conversion result register (ADCR1) write and ADCR1 read by instruction upon the end of conversion

ADCR1 read is given priority. After the read operation, the new conversion result is written to ADCR1.

(b) Contention between ADCR1 write and A/D converter mode register (ADM1) write or analog input channel specification register (ADS1) write upon the end of conversion

ADM1 or ADS1 write is given priority. ADCR1 write is not performed, nor is the conversion end interrupt request signal (INTAD) generated.

(4) Noise counter measures

To maintain 8-bit resolution, attention must be paid to noise input to pin AV_{DD} and pins ANI0 to ANI4. Because the effect increases in proportion to the output impedance of the analog input source, it is recommended that a capacitor be connected externally as shown in Figure 11-11 to reduce noise.




Figure 12-11: Analog Input Pin Handling

(5) ANIO to ANI4

The analog input pins (ANI0 to ANI4) also function as input port pins (P10 to P14). When A/D conversion is performed with any of pins ANI0 to ANI4 selected, do not execute a port input instruction while conversion is in progress, as this may reduce the conversion resolution. Also, if digital pulses are applied to a pin adjacent to the pin in the process of A/D conversion, the expected A/D conversion value may not be obtainable due to coupling noise. Therefore, avoid applying pulses to pins adjacent to the pin undergoing A/D conversion.

(6) AV_{DD}/AV_{REF} pin input impedance

A series resistor string of approximately 21 k Ω is connected between the AV_{DD}/AV_{REF} pin and the AV_{SS} pin. Therefore, if the output impedance of the reference voltage is high, this will result in parallel connection to the series resistor string between the AV_{DD} pin and the AV_{SS} pin, and there will be a large reference voltage error.

(7) Interrupt request flag (ADIF)

The interrupt request flag (ADIF) is not cleared even if the analog input channel specification register (ADS1) is changed.

Caution is therefore required if a change of analog input pin is performed during A/D conversion. The A/D conversion result and conversion end interrupt request flag for the pre-change analog input may be set just before the ADS1 rewrite. If the ADIF is read immediately after the ADS1 rewrite, the ADIF may be set despite the fact that the A/D conversion for the post-change analog input has not ended.

When the A/D conversion is stopped and then resumed, clear ADIF before the A/D conversion operation is resumed.




Figure 12-12: A/D Conversion End Interrupt Request Generation Timing

Remarks: 1. n = 0, 1, ..., 4

2. m = 0, 1, ..., 4

(8) Read of A/D conversion result register (ADCR1)

When a write operation is executed to A/D converter mode register (ADM1) and analog input channel specification register (ADS1), the contents of ADCR1 are undefined. Read the conversion result before write operation is executed to ADM1, ADS1. If a timing other than the above is used, the correct conversion result may not be read.

12.6 Cautions on Emulation

To perform debugging with an in-circuit emulator, the D/A converter mode register (DAM0) must be set. DAM0 is a register used to set the I/O board (IE-78K0-NS-P04).

12.6.1 D/A converter mode register (DAM0)

DAM0 is necessary if the power-fail detection function is used. Unless DAM0 is set, the power-fail detection function cannot be used. DAM0 is a write-only register.

Because the IE-78K0-NS-P04 uses an external analog comparator and a D/A converter to implement part of the power-fail detection function, the reference voltage must be controlled.

Therefore, set bit 0 (DACE) of DAM0 to 1 when using the power-fail detection function.

Figure 12-13: D/A Converter Mode Register (DAM0) Format

	7	6	5	4	3	2	1	0	R/W	Address	After Reset
DAM0	0	0	0	0	0	0	0	DACE	R/W	FF9CH	00H

DACE	Reference Voltage Control
0	Disabled
1	Enabled (when power-fail detection function is used)

Cautions: 1. DAM0 is a special register that must be set when debugging is performed with an In-Circuit Emulator. Even if this register is used, the operation of the µPD780828A Subseries is not affected. However, delete the instruction that manipulates this register from the program at the final stage of debugging.

2. Bits 7 to 1 must be set to 0.

[MEMO]

Chapter 13 Serial Interface SIO30

13.1 SIO30 Functions

The SIO30 has the following two modes.

- · Operation stop mode
- 3-wire serial I/O mode

(1) Operation stop mode

This mode is used if serial transfer is not performed. For details, see 13.5.1 "Operation stop mode" on page 200.

(2) 3-wire serial I/O mode (fixed as MSB first)

This is an 8-bit data transfer mode using three lines: a serial clock line (SCK30), serial output line (SO30), and serial input line (SI30).

Since simultaneous transmit and receive operations are enabled in 3-wire serial I/O mode, the processing time for data transfers is reduced.

The first bit in the 8-bit data in serial transfers is fixed as the MSB.

3-wire serial I/O mode is useful for connection to a peripheral I/O device that includes a clock-synchronous serial interface, like a display controller, etc. For details see 13.5.2 "Three-wire serial I/O mode" on page 201.

Figure 13-1 shows a block diagram of the SIO30.




Figure 13-1: Block Diagram of SIO30

13.2 SIO30 Configuration

The SIO30 includes the following hardware.

Table 13-1: Composition of SIO30

Item	Configuration
Registers	Serial I/O shift register (SIO30)
Control registers	Serial operation mode register (CSIM30)

(1) Serial I/O shift register (SIO30)

This is an 8-bit register that performs parallel-serial conversion and serial transmit/receive (shift operations) synchronized with the serial clock.

SIO30 is set by an 8-bit memory manipulation instruction.

When "1" is set to bit 7 (CSIE30) of the serial operation mode register (CSIM30), a serial operation can be started by writing data to or reading data from SIO30.

When transmitting, data written to SIO30 is output via the serial output (SO30).

When receiving, data is read from the serial input (SI30) and written to SIO30.

The RESET signal resets the register value to 00H.

Caution: Do not access SIO30 during a transmit operation unless the access is triggered by a transfer start. (Read is disabled when MODE30 = 0 and write is disabled when MODE30 = 1.)

13.3 List of SFRs (Special Function Registers)

Table 13-2: List of SFRs (Special Function Registers)

SFR name	Symbol R/W		Units availa	Value after		
Of It flame	Syllibol	17,77	1-bit	8-bit	16-bit	reset
Serial operation mode register	CSIM30	R/W	×	×	-	00H
Serial I/O shift register	SIO30	R/W	-	×	-	00H

13.4 Serial Interface Control Register

The SIO30 uses the following type of register for control functions.

• Serial operation mode register (CSIM30)

Serial operation mode register (CSIM30)

This register is used to enable or disable the serial clock, selects operation modes, and defines specific operations.

CSIM30 can be set via a 1-bit or 8-bit memory manipulation instruction.

The RESET input sets the value to 00H.

Figure 13-2: Format of Serial Operation Mode Register (CSIM30)

	<7>	6	5	4	3	2	1	0	R/W	Address	After Reset
CSIM30	CSIE30	0	0	0	0	MODE30	SCL301	SCL300	R/W	FFA8H	00H

CSIE30	Enable/disable specification for SIO30							
CSIESU	Shift register operation	Shift register operation Serial counter						
0	Operation stop	Clear	Port function					
1	Operation enable	Count operation enable	Serial operation + port function					

MODE30	Transfer operation modes and flags								
WODESU	Operation mode	Transfer start trigger	SO30/P36						
0	Transmit/receive mode	Write to SIO30	SO30 output						
1	Receive-only mode Note 2	Read from SIO30	Port function						

SCL301	SCL300	Clock selection (f _X = 8.00 MHz)
0	0	External clock input
0	1	f _X /2 ²
1	0	f _X /2 ³
1	1	f _X /2 ⁴

Notes: 1. When CSIE30 = 0 (SIO30 operation stop status), the pins connected to SI30 and SO30 can be used for port functions.

2. When MODE30 = 1 (Receive mode), pin P36 can be used for port function.

13.5 Serial Interface Operations

This section explains two modes of SIO30.

13.5.1 Operation stop mode

This mode is used if the serial transfers are not performed to reduce power consumption. During the operation stop mode, the pins can be used as normal I/O ports as well.

Register settings

The operation stop mode can be set via the serial operation mode register (CSIM30). CSIM30 can be set via 1-bit or 8-bit memory manipulation instructions.

The RESET input sets the value to 00H.

Figure 13-3: Format of Serial Operation Mode Register (CSIM30)

	<7>	6	5	4	3	2	1	0	R/W	Address	After Reset
CSIM30	CSIE30	0	0	0	0	MODE30	SCL301	SCL300	R/W	FFA8H	00H

CSIE30	SIO30 Operation Enable/Disable Specification					
COILSO	Shift register operation	Serial counter	Port			
0	Operation stop	Clear	Port function Note 1			
1	Operation enable	Count operation enable	Serial operation + port function			

Note: When CSIE30 = 0 (SIO30 operation stop status), the pins SI30, SO30 and SCK30 can be used for port functions.

13.5.2 Three-wire serial I/O mode

The three-wire serial I/O mode is useful when connecting a peripheral I/O device that includes a clock-synchronous serial interface, a display controller, etc.

This mode executes the data transfer via three lines: a serial clock line (SCK30), serial output line (SO30), and serial input line (SI30).

(1) Register settings

The 3-wire serial I/O mode is set via serial operation mode register (CSIM30). CSIM30 can be set via 1-bit or 8-bit memory manipulation instructions.

The RESET input set the value to 00H.

Figure 13-4: Format of Serial Operation Mode Register (CSIM30)

	<7>	6	5	4	3	2	1	0	R/W	Address	After Reset
CSIM30	CSIE30	0	0	0	0	MODE30	SCL301	SCL300	R/W	FFA8H	00H

CSIE30	Enable/disable specification for SIO30							
CSILSO	Shift register operation	Serial counter	Port					
0	Operation stop	Clear	Port function Note 1					
1	Operation enable	Count operation enable	Serial operation + port function Note 2					

MODE30	Transfer operation modes and flags								
WODESO	Operation mode	Transfer start trigger	SO30/P36						
0	Transmit/receive mode	Write to SIO30	SO30 output						
1	Receive-only mode Note 2	Read from SIO30	Port function						

SCL301	SCL300	Clock selection (f _X = 8.00 MHz)
0	0	External clock input
0	1	f _X /2 ²
1	0	f _X /2 ³
1	1	f _X /2 ⁴

Notes: 1. When CSIE30 = 0 (SIO30 operation stop status), the pins SI30, SO30 and $\overline{SCK30}$ can be used for port functions.

2. When CSIE30 = 1 (SIO30 operation enabled status), the SI30 pin can be used as a port pin if only the send function is used, and the SO30 pin can be used as a port pin if only the receive-only mode is used.

Caution: In the 3-wire serial I/O mode, set the port mode register (PM3) as required. Set the output latch of the port to 0.

<When SIO30 is used>

Modes	Values	Settings
During serial clock output	PM35 = 0	Sets P35 (SCK30) to output mode
(master transmission or master reception)	P35 = 0	Sets output latch of P35 to 0
During serial clock input (slave transmission or slave reception)	PM35 = 1	Sets P35 (SCK30) to input mode
Transmit/receive mode	PM36 = 0	Sets P36 (SO30) to output mode
Transmitteedive mode	P36 = 0	Sets output latch of P36 to 0
Receive mode	PM37 = 1	Sets P37 (SI30) to input mode

(2) Communication Operations

In the three-wire serial I/O mode, data is transmitted and received in 8-bit units. Each bit of data is sent or received synchronized with the serial clock.

The serial I/O shift register (SIO30) is shifted synchronized with the falling edge of the serial clock. The transmission data is held in the SO30 latch and is transmitted from the SO30 pin. The data is received via the SI30 pin synchronized with the rising edge of the serial clock is latched to SIO30. The completion of an 8-bit transfer automatically stops operation of SIO30 and sets a serial transfer completion flag.

SCK30

1 2 3 4 5 6 7 8

SI30

X DI7 X DI6 X DI5 X DI4 X DI3 X DI2 X DI1 X DI0

Sorial transfer completion flag

Transfer starts in synchronized with the serial clock's falling edge

Figure 13-5: Timing of Three-wire Serial I/O Mode

Chapter 13 Serial Interface SIO30

(3) Transfer start

A serial transfer starts when the following conditions have been satisfied and transfer data has been set to serial I/O shift register 30 (SIO30).

- The SIO30 operation control bit must be set (CSIE = 1)
- In Transmit/receive mode
 When CSIE30 = 1 and MODE30 = 0, transfer starts when writing to SIO30.
- In Receive-only mode
 When CSIE30 = 1 and MODE30 = 1, transfer starts when reading from SIO30.

Caution: After the data has been written to SIO30, the transfer will not start even if the CSIE30 bit value is set to "1".

The completion of an 8-bit transfer automatically stops the serial transfer operation and sets a serial transfer completion flag.

After an 8-bit serial transfer, the internal serial clock is either stopped or is set to high level.

[MEMO]

Chapter 14 Serial Interface SIO31

14.1 SIO31 Functions

The SIO31 has the following three modes.

- · Operation stop mode
- 3-wire serial I/O mode
- 2-wire serial I/O mode

(1) Operation stop mode

This mode is used if serial transfer is not performed. For details, see **14.5.1** "Operation stop mode" on page 210.

(2) 3-wire serial I/O mode (fixed as MSB first)

This is an 8-bit data transfer mode using three lines: a serial clock line (SCK31), serial output line (SO31), and serial input line (SI31).

Since simultaneous transmit and receive operations are enabled in 3-wire serial I/O mode, the processing time for data transfers is reduced.

The first bit in the 8-bit data in serial transfers is fixed as the MSB.

3-wire serial I/O mode is useful for connection to a peripheral I/O device that includes a clock-synchronous serial interface, like a display controller, etc. For details see **14.5.2** "Three-wire serial I/O mode" on page **211**.

(3) 2-wire serial I/O mode (fixed as MSB first)

This is an 8-bit data transfer mode using two lines: a serial clock line (SCK31) and a serial data input/output line (SIO31).

The first bit in the 8-bit data in serial transfers is fixed as the MSB.

Figure 14-1 shows a block diagram of the SIO31.




Figure 14-1: Block Diagram of SIO31

14.2 SIO31 Configuration

The SIO31 includes the following hardware.

Table 14-1: Composition of SIO31

Item	Configuration			
Registers	Serial I/O shift register (SIO31)			
Control registers	Serial operation mode register (CSIM31)			
Control registers	Serial mode switch register (SIOSWI)			

(1) Serial I/O shift register (SIO31)

This is an 8-bit register that performs parallel-serial conversion and serial transmit/receive (shift operations) synchronized with the serial clock.

SIO31 is set by an 8-bit memory manipulation instruction.

When "1" is set to bit 7 (CSIE31) of the serial operation mode register (CSIM31), a serial operation can be started by writing data to or reading data from SIO31.

When transmitting, data written to SIO31 is output via the serial output (SO31).

When receiving, data is read from the serial input (SI31) and written to SIO31.

The RESET signal resets the register value to 00H.

Caution: Do not access SIO31 during a transmit operation unless the access is triggered by a transfer start. (Read is disabled when MODE31 = 0 and write is disabled when MODE31 = 1.)

14.3 List of SFRs (Special Function Registers)

Table 14-2: List of SFRs (Special Function Registers)

SFR name	Symbol			Units available for bit manipulation			
Of IX Halfile	Symbol	IX/VV	1-bit	8-bit	16-bit	reset	
Serial operation mode register	CSIM31	R/W	×	×	-	00H	
Serial I/O shift register	SIO31	R/W	-	×	-	00H	
Serial mode switch register	SIOSWI	R/W	×	×	-	00H	

14.4 Serial Interface Control Register

The SIO31 uses the following type of register for control functions.

- Serial operation mode register (CSIM31)
- Serial mode switch register (SIOSWI)

(1) Serial operation mode register (CSIM31)

This register is used to enable or disable the serial clock, selects operation modes, and defines specific operations.

CSIM31 can be set via an 1-bit or an 8-bit memory manipulation instruction.

The RESET input sets the value to 00H.

Figure 14-2: Format of Serial Operation Mode Register (CSIM31)

	<7>	6	5	4	3	2	1	0	R/W	Address	After Reset
CSIM31	CSIE31	0	0	0	0	MODE31	SCL311	SCL310	R/W	FFAAH	00H

CSIE31	En	able/disable specification for SIC)31	
CSIEST	Shift register operation	Serial counter	Port Note 1	
0	Operation stop	Clear	Port function	
1	Operation enable	Count operation enable	Serial operation + port function	

MODE31	Transfer operation modes and flags								
MODEST	Operation mode	Transfer start trigger	SO31/SIO31/P94						
0	Transmit/receive mode	Write to SIO31	SO31 output						
1	Receive-only mode Note 2	Read from SIO31	Port function						

SCL311	SCL310	Clock selection ($f_X = 8.00 \text{ MHz}$)				
0	0	External clock input				
0	1	TM50				
1	0	$f_X/2^3$				
1	1	f _X /2 ⁷				

Notes: 1. When CSIE31 = 0 (SIO31 operation stop status), the pins connected to SI31 and SO31 can be used for port functions.

2. When MODE31 = 1 (Receive mode), pin P94 can be used for port function.

(2) Serial mode switch register (SIOSWI)

This register is used to select the SIO31's 3-wire mode or 2-wire mode data communication mode. SIOSWI is set by an 1-bit or 8-bit memory manipulation instruction.

The RESET input sets SIOSWI to 00H.

Figure 14-3: Format of Serial Mode Switch Register (SIOSWI)

	7	6	5	4	3	2	1	0	R/W	Address	After Reset
SIOSWI	0	0	0	0	0	0	0	SIOSWI	R/W	FFABH	00H

SIOSWI	SIO31 - Serial mode switch
0	3-wire mode (reset)
1	2-wire mode

The following operation modes and start trigger have to be set for the usage of the 3-wire mode or the 2-wire mode data communication mode.

Table 14-3: Operating Modes and Start Trigger

MODE	3-wire or 2-wire mode of SIO31 (SIOSWI)		Operation Mode Flag						
INIODE			Operation mode	Start trigger	Port 94	Port 93			
0		2-wire mode	Transmit/Receive mode	SIO31 write	SO31	Port function			
1		2-wire mode	Receive mode	SIO31 read	SI31	Port function			
0		3-wire mode	Transmit/Receive mode	SIO31 write	SO31	SI31			
1	1 3-wire mode		Receive mode	SIO31 read	Port function	SI31			

14.5 Serial Interface Operations

This section explains two modes of SIO31.

14.5.1 Operation stop mode

This mode is used if the serial transfers are not performed to reduce power consumption. During the operation stop mode, the pins can be used as normal I/O ports as well.

Register settings

The operation stop mode can be set via the serial operation mode register (CSIM31). CSIM31 can be set via 1-bit or 8-bit memory manipulation instructions.

The RESET input sets the value to 00H.

Figure 14-4: Format of Serial Operation Mode Register (CSIM31)

	<7>	6	5	4	3	2	1	0	R/W	Address	After Reset
CSIM31	CSIE31	0	0	0	0	MODE31	SCL311	SCL310	R/W	FFAAH	00H

CSIE31	SIO31 Operation Enable/Disable Specification								
COILST	Shift register operation	Serial counter	Port						
0	Operation stop Clear		Port function Note 1						
1	Operation enable	Count operation enable	Serial operation + port function Note 2						

Notes: 1. When CSIE31 = 0 (SIO31 operation stop status), the pins SI31, SO31 and SCK31 can be used for port functions.

2. When CSIE31 = 1 (SIO31 operation enabled status), the SI31 pin can be used as a port pin if only the send function is used, and the SO31 pin can be used as a port pin if only the receive-only mode is used.

14.5.2 Three-wire serial I/O mode

The three-wire serial I/O mode is useful when connecting a peripheral I/O device that includes a clock-synchronous serial interface, a display controller, etc.

This mode executes the data transfer via three lines: a serial clock line (SCK31), serial output line (SO31), and serial input line (SI31).

(1) Register settings

The 3-wire serial I/O mode is set via serial operation mode register (CSIM31). CSIM31 can be set via 1-bit or 8-bit memory manipulation instructions.

The RESET input set the value to 00H.

Figure 14-5: Format of Serial Operation Mode Register (CSIM31)

	<7>	6	5	4	3	2	1	0	R/W	Address	After Reset
CSIM31	CSIE31	0	0	0	0	MODE31	SCL311	SCL310	R/W	FFAAH	00H

CSIE31	Enable/disable specification for SIO31						
OOILOT	Shift register operation	Serial counter	Port				
0	Operation stop	Clear	Port function Note 1				
1	Operation enable	Count operation enable	Serial operation + port function Note 2				

MODE31	Transfer operation modes and flags							
WODEST	Operation mode	Transfer start trigger	SO31 Output					
0	Transmit/transmit and receive mode	Write to SIO31	Normal output					
1	Receive-only mode	Read from SIO31	Fixed a low level					

SCL311	SCL310	Clock selection
0	0	External clock input to SCK31
0	1	TM50
1	0	f _X /2 ³
1	1	f _X /2 ⁷

Notes: 1. When CSIE31 = 0 (SIO31 operation stop status), the pins SI31, SO31 and SCK31 can be used for port functions.

2. When CSIE31 = 1 (SIO31 operation enabled status), the SI31 pin can be used as a port pin if only the send function is used, and the SO31 pin can be used as a port pin if only the receive-only mode is used.

Caution: In the 3-wire serial I/O mode, set the port mode register (PM9) as required. Set the output latch of the port to 0.

<When SIO31 is used>

Modes	Values	Settings
During serial clock output	PM93 = 0	Sets P93 (SCK31) to output mode
(master transmission or master reception)	P93 = 0	Sets output latch of P95 to 0
During serial clock input (slave transmission or slave reception)	PM93 = 1	Sets P93 (SCK31) to input mode
Transmit/receive mode	PM94 = 0	Sets P94 (SO31) to output mode
Transmitteedive mode	P94 = 0	Sets output latch of P94 to 0
Receive mode	PM93 = 1	Sets P93 (SI31) to input mode

(2) Serial mode switch register (SIOSWI)

This register is used to select the SIO31's 3-wire mode or 2-wire mode data communication mode. SIOSWI is set by an 1-bit or 8-bit memory manipulation instruction.

The RESET input sets SIOSWI to 00H.

Figure 14-6: Format of Serial Mode Switch Register (SIOSWI)

	7	6	5	4	3	2	1	0	R/W	Address	Reset
SIOSWI	0	0	0	0	0	0	0	SIOSWI	R/W	FFABH	00H

SIOSWI	SIO31 - Serial mode switch
0	3-wire mode (reset)
1	2-wire mode

The following operation modes and start trigger have to be set for the usage of the 3-wire mode.

Table 14-4: Operating Modes and Start Trigger

MODE31	3-wire or 2-wire mode	Operation Mode Flag					
IWIODEST	of SIO31 (SIOSWI)	Operation mode	Start trigger	Port 94	Port 93		
0	3-wire mode	Transmit/Receive mode	SIO31 write	SO31	SI31		
1	5-wire mode	Receive mode	SIO31 read	Port function	SI31		

14.5.3 Two-wire serial I/O mode

The 2-wire serial I/O mode is useful when connecting a peripheral I/O device that includes a clock-synchronous serial interface, a display controller, etc.

This mode executes the data transfer via two lines: a serial clock line (SCK31), serial output line (SO31), and serial input/output line (SIO31).

(1) Register settings

The 2-wire serial I/O mode is set via serial operation mode register 31 (CSIM31). CSIM31 can be set by an 1-bit or 8-bit memory manipulation instructions.

The RESET input sets CSIM31 to 00H.

Figure 14-7: Format of Serial Operation Mode Register (CSIM31)

	<7	6	5	4	3	2	1	0	R/W	Address	After Reset
CSIM31	CSIE31	0	0	0	0	MODE31	SCL311	SCL310	R/W	FFAAH	00H

CSIE31	Enable/disable specification for SIO31							
COILST	Shift register operation	Serial counter	Port					
0	Operation stop	Clear	Port function Note 1					
1	Operation enable	Count operation enable	Serial operation + port function					

MODE31	Transfer operation modes and flags							
MODEST	Operation mode	Transfer start trigger	SO31 Output					
0	Transmit/transmit and receive mode	Write to SIO31	SIO31					
1	Receive-only mode	Read from SIO31	SI31					

SCL311	SCL310	Clock selection
0	0	External clock input to SCK31
0	1	TM50
1	0	f _X /2 ³
1	1	f _X /2 ⁷

Note: When CSIE31 = 0 (SIO31 operation stop status), the pins SI31, SO31 and SCK31 can be used for port functions.

Caution: In the 2-wire serial I/O mode, set the port mode register (PM9) as required. Set the output latch of the port to 0.

<When SIO31 is used>

Modes	Values	Settings
Ouring serial clock output master transmission or master reception)	PM93 = 0	Sets P93 (SCK31) to output mode
	P93 = 0	Sets output latch of P95 to 0
During serial clock input (slave transmission or slave reception)	PM93 = 1	Sets P93 (SCK31) to input mode
ransmit/receive mode	PM94 = 0	Sets P94 (SO31) to output mode (Transmit mode)
	PM94 = 1	Sets P94 (SIO31) to input mode (Receive mode)
	P94 = 0	Sets output latch of P94 to 0

(2) Serial mode switch register (SIOSWI)

This register is used to select the SIO31's 3-wire mode or 2-wire mode data communication mode. SIOSWI is set by an 1-bit or 8-bit memory manipulation instruction.

The RESET input sets SIOSWI to 00H.

Figure 14-8: Format of Serial Mode Switch Register (SIOSWI)

	7	6	5	4	3	2	1	0	R/W	Address	After Reset
SIOSWI	0	0	0	0	0	0	0	SIOSWI	R/W	FFABH	00H

SIOSWI	SIO31 - Serial mode switch			
0	3-wire mode (reset)			
1	2-wire mode			

The following operation modes and start trigger have to be set for the usage of the 3-wire mode.

Table 14-5: Operating Modes and Start Trigger

Ī	MODE31	3-wire or 2-wire mode of SIO31 (SIOSWI)	Operation Mode Flag					
			Operation mode	Start trigger	Port 94	Port 93		
	0	2-wire mode	Transmit/Receive mode	SIO31 write	SO31	Port function		
1	1		Receive mode	SIO31 read	SI31	Port function		

(3) 3-wire Communication Operations

In the three-wire serial I/O mode, data is transmitted and received in 8-bit units. Each bit of data is sent or received synchronized with the serial clock.

The serial I/O shift register (SIO31) is shifted synchronized with the falling edge of the serial clock. The transmission data is held in the SO31 latch and is transmitted from the SO31 pin. The data is received via the SI31 pin synchronized with the rising edge of the serial clock is latched to SIO31. The completion of an 8-bit transfer automatically stops operation of SIO31 and sets a serial transfer completion flag.




Figure 14-9: Timing of Three-wire Serial I/O Mode

Transfer starts in synchronized with the serial clock's falling edge

(4) 2-wire Communication Operations

In the two-wire serial I/O mode, data is transmitted and received in 8-bit units. Each bit of data is sent or received synchronized with the serial clock.

The serial I/O shift register 31 (SIO31) is shifted synchronized with the falling edge of the serial clock. The transmission data is held in the SIO31 latch and is transmitted from the SIO31 pin. The data is received via the SIO31 pin synchronized with the rising edge of the serial clock is latched to SIO31.

The completion of an 8-bit transfer automatically stops operation of SIO31 and sets interrupt request flag.




Figure 14-10: Timing of Two-wire Serial I/O Mode

Chapter 14 Serial Interface SIO31

(5) Transfer start

A serial transfer starts when the following conditions have been satisfied and transfer data has been set to serial I/O shift register 31 (SIO31).

- The SIO31 operation control bit must be set (CSIE = 1)
- In Transmit/receive mode
 When CSIE31 = 1 and MODE31 = 0, transfer starts when writing to SIO31.
- In Receive-only mode
 When CSIE31 = 1 and MODE31 = 1, transfer starts when reading from SIO31.

Caution: After the data has been written to SIO31, the transfer will not start even if the CSIE31 bit value is set to "1".

The completion of an 8-bit transfer automatically stops the serial transfer operation and sets a serial transfer completion flag.

After an 8-bit serial transfer, the internal serial clock is either stopped or is set to high level.

Chapter 15 Serial Interface Channel UART

15.1 UART Functions

The serial interface UART has the following modes.

(1) Operation stop mode

This mode is used if the serial transfer is performed to reduce power consumption. For details, see **16.5.1 Operation Stop Mode**.

(2) Asynchronous serial interface (UART) mode

This mode enables the full-duplex operation where one byte of data is transmitted and received after the start bit.

The on-chip dedicated UART baud rate generator enables communications using a wide range of selectable baud rates.

For details, see 16.5.2 Asynchronous Serial Interface (UART) Mode.

Figure 14-1 shows a block diagram of the UART macro.




Figure 15-1: Block Diagram of UART

15.2 UART Configuration

The UART includes the following hardware.

Table 15-1: Configuration of UART

Item	Configuration	
	Transmit shift register 1 (TXS0)	
Registers	Receive shift register 1 (RXS0)	
	Receive buffer register (RXB0)	
	Asynchronous serial interface mode register (ASIM0)	
Control registers	Asynchronous serial interface status register (ASIS0)	
	Baud rate generator control register (BRGC0)	

(1) Transmit shift register 1 (TXS0)

This register is for setting the transmit data. The data is written to TXS0 for transmission as serial data.

When the data length is set as 7 bits, bits 0 to 6 of the data written to TXS0 are transmitted as serial data. Writing data to TXS0 starts the transmit operation.

TXS0 can be written via 8-bit memory manipulation instructions. It cannot be read.

When RESET is input, its value is FFH.

Cautions: 1. Do not write to TXS0 during a transmit operation.

2. The same address is assigned to TXS0 and the receive buffer register (RXB0). A read operation reads values from RXB0.

(2) Receive shift register 1 (RXS0)

This register converts serial data input via the RXD pin to parallel data. When one byte of the data is received at this register, the receive data is transferred to the receive buffer register (RXB0). RXS0 cannot be manipulated directly by a program.

(3) Receive buffer register (RXB0)

This register is used to hold receive data. When one byte of data is received, one byte of new receive data is transferred from the receive shift register (RXS0).

When the data length is set as 7 bits, receive data is sent to bits 0 to 6 of RXB0. The MSB must be set to "0" in RXB0.

RXB0 can be read to via 8-bit memory manipulation instructions. It cannot be written to.

When RESET is input, its value is FFH.

Caution: The same address is assigned to RXB0 and the transmit shift register (TXS0). During a write operation, values are written to TXS0.

Chapter 15 Serial Interface Channel UART

(4) Transmission control circuit

The transmission control circuit controls transmit operations, such as adding a start bit, parity bit, and stop bit to data that is written to the transmit shift register (TXS0), based on the values set to the asynchronous serial interface mode register (ASIM0).

(5) Reception control circuit

The reception control circuit controls the receive operations based on the values set to the asynchronous serial interface mode register (ASIM0). During a receive operation, it performs error checking, such as parity errors, and sets various values to the asynchronous serial interface status register (ASIS0) according to the type of error that is detected.

15.3 List of SFRS (Special Function Registers)

Table 15-2: List of SFRs (Special Function Registers)

SFR name	Symbol	R/W	Units ava	Value when		
			1-bit	8-bit	16-bit	reset
Transmit shift register	TXS0	W			_	FFH
Receive buffer register	RXB0	R	<u> </u>	×	-	FFII
Asynchronous serial interface mode register	ASIM0	R/W	×	×	-	
Asynchronous serial interface status register	ASIS0	R	-	×	-	00H
Baud rate generator control register	BRGC0	R/W	-	×	-	

15.4 Serial Interface Control Registers

The UART uses the following three types of registers for control functions.

- Asynchronous serial interface mode register (ASIM0)
- Asynchronous serial interface status register (ASIS0)
- Baud rate generator control register (BRGC0)

(1) Asynchronous serial interface mode register (ASIM0)

This is an 8-bit register that controls the UART serial transfer operation. ASIMO can be set by 1-bit or 8-bit memory manipulation instructions.

RESET input sets the value to 00H.

Figure 14-2 shows the format of ASIM0.

Figure 15-2: Format of Asynchronous Serial Interface Mode Register (ASIM0) (1/2)

	<7>	<6>	5	4	3	2	1	0	R/W	Address	After Reset
ASIM0	TXE0	RXE0	PS01	PS00	CL0	SL0	ISRM0	0	R/W	FFA0H	00H

TXE0	RXE0	Operation mode	RXD0/P62 pin function	TXD0/P63 pin function
0	0	Operation stop	Port function	Port function
0	1	UART0 mode (receive only)	Serial operation	Port function
1	0	UART0 mode (transmit only)	Port function	Serial operation
1	1	UART0 mode (transmit and receive)	Serial operation	Serial operation

PS01	PS00	Parity bit specification
0	0	No parity
0	1	Zero parity always added during transmission No parity detection during reception (parity errors do not occur)
1	0	Odd parity
1	1	Even parity

CL0	Character length specification
0	7 bits
1	8 bits

Figure 15-2: Format of Asynchronous Serial Interface Mode Register (ASIM0) (2/2)

SL0	Stop bit length specification for transmit data
0	1 bit
1	2 bits

ISRM0	Receive completion interrupt control when error occurs
0	Receive completion interrupt is issued when an error occurs
1	Receive completion interrupt is not issued when an error occurs

Caution: Do not switch the operation mode until the current serial transmit/receive operation has stopped.

Chapter 15 Serial Interface Channel UART

(2) Asynchronous serial interface status register (ASIS0)

When a receive error occurs during UART mode, this register indicates the type of error. ASISO can be read using an 8-bit memory manipulation instruction.

When RESET is input, its value is 00H.

Figure 15-3: Format of Asynchronous Serial Interface Status Register (ASIS0)

	7	6	5	4	3	2	1	0	R/W	Address	After Reset
ASIS0	0	0	0	0	0	PE0	FE0	OVE0	R	FFA1H	00H

PE0	Parity error flag
0	No parity error
1	Parity error (Incorrect parity bit detected)

FE0	Framing error flag
0	No framing error
1	Framing error Note 1 (Stop bit not detected)

FE0	Overrun error flag
0	No overrun error
1	Overrun error Note 2 (Next receive operation was completed before data was read from receive buffer register)

Notes: 1. Even if a stop bit length of two bits has been set to bit 2 (SL0) in the asynchronous serial interface mode register (ASIM0), the stop bit detection during a receive operation only applies to a stop bit length of 1 bit.

2. Be sure to read the contents of the receive buffer register (RXB0) when an overrun error has occurred.

Until the contents of RXB0 are read, further overrun errors will occur when receiving data.

Chapter 15 Serial Interface Channel UART

(3) Baud rate generator control register (BRGC0)

This register sets the serial clock for UART. BRGC0 can be set via an 8-bit memory manipulation instruction.

When $\overline{\text{RESET}}$ is input, its value is 00H.

Figure 14-4 shows the format of BRGC0.

Figure 15-4: Format of Baud Rate Generator Control Register (BRGC0) (1/2)

	7	6	5	4	3	2	1	0	R/W	Address	After Reset
BRGC0	0	TPS02	TPS01	TPS00	MDL03	MDL02	MDL01	MDL00	R/W	FFA2H	00H
									-		

 $(f_X = 8.00 \text{ MHz})$

TPS02	TPS01	TPS00	Source clock selection for 5-bit counter	n
0	0	0	f _X /2 ¹	1
0	0	1	f _X /2 ²	2
0	1	0	f _X /2 ³	3
0	1	1	f _X /2 ⁴	4
1	0	0	f _X /2 ⁵	5
1	0	1	f _X /2 ⁶	6
1	1	0	$f_{\chi}/2^{7}$ $f_{\chi}/2^{8}$	7
1	1	1	f _X /2 ⁸	8

Figure 15-4: Format of Baud Rate Generator Control Register (BRGC0) (2/2)

MDL03	MDL02	MDL01	MDL00	Input clock selection for baud rate generator	k
0	0	0	0	f _{SCK} /16	0
0	0	0	1	f _{SCK} /17	1
0	0	1	0	f _{SCK} /18	2
0	0	1	1	f _{SCK} /19	3
0	1	0	0	f _{SCK} /20	4
0	1	0	1	f _{SCK} /21	5
0	1	1	0	f _{SCK} /22	6
0	1	1	1	f _{SCK} /23	7
1	0	0	0	f _{SCK} /24	8
1	0	0	1	f _{SCK} /25	9
1	0	1	0	f _{SCK} /26	10
1	0	1	1	f _{SCK} /27	11
1	1	0	0	f _{SCK} /28	12
1	1	0	1	f _{SCK} /29	13
1	1	1	0	f _{SCK} /30	14
1	1	1	1	Setting prohibited	-

Caution: Writing to BRGC0 during a communication operation may cause abnormal output from the baud rate generator and disable further communication operations. Therefore, do not write to BRGC0 during a communication operation.

Remarks: 1. f_{SCK}: Source clock for 5-bit counter

2. n: Value set via TPS00 to TPS02 ($1 \le n \le 8$)

3. k: Value set via MDL00 to MDL03 ($0 \le k \le 14$)

15.5 Serial Interface Operations

This section explains the different modes of the UART.

15.5.1 Operation stop mode

This mode is used when serial transfer is performed to reduce power consumption. In the operation stop mode, pins can be used as ordinary ports.

Register settings

Operation stop mode settings are made via the asynchronous serial interface mode register (ASIM0). TXE0 and RXE0 must be set to 0.

Figure 15-5: Register Settings

	<7>	<6>	5	4	3	2	1	0	R/W	Address	After Reset
ASIM0	TXE0	RXE0	PS01	PS00	CL0	SL0	ISRM0	0	R/W	FFA0H	00H

TXE0	RXE0	Operation mode	RXD0/P62 pin function	TXD0/P63 pin function
0	0	Operation stop	Port function	Port function
0	1	UART0 mode (receive only)	Serial operation	Port function
1	0	UART0 mode (transmit only)	Port function	Serial operation
1	1	UART0 mode (transmit and receive)	Serial operation	Serial operation

Caution: Do not switch the operation mode until the current serial transmit/receive operation has stopped.

15.5.2 Asynchronous serial interface (UART) mode

This mode enables full-duplex operation where one byte of the data is transmitted or received after the start bit.

The on-chip dedicated UART baud rate generator enables communications by using a wide range of selectable baud rates.

(1) Register settings

The UART mode settings are made via the asynchronous serial interface mode register (ASIM0), asynchronous serial interface status register (ASIS0), and the baud rate generator control register (BRGC0).

(a) Asynchronous serial interface mode register (ASIM0)

ASIM0 can be set by 1-bit or 8-bit memory manipulation instructions. When RESET is input, its value is 00H.

Figure 15-6: Format of Asynchronous Serial Interface Mode Register (ASIM0) (1/2)

	<7>	<6>	5	4	3	2	1	0	R/W	Address	After Reset
ASIM0	TXE0	RXE0	PS01	PS00	CL0	SL0	ISRM0	0	R/W	FFA0H	00H

TXE0	RXE0	Operation mode	RXD0/P62 pin function	TXD0/P63 pin function	
0	0	Operation stop	Port function	Port function	
0	1	UART0 mode (receive only)	Serial operation	Port function	
1	0	UART0 mode (transmit only)	Port function	Serial operation	
1	1	UART0 mode (transmit and receive)	Serial operation	Serial operation	

PS01	PS00	Parity bit specification
0	0	No parity
0	1	Zero parity always added during transmission No parity detection during reception (parity errors do not occur)
1	0	Odd parity
1	1	Even parity

CL0	Character length specification
0	7 bits
1	8 bits

Figure 15-6: Format of Asynchronous Serial Interface Mode Register (ASIM0) (2/2)

SL0	Stop bit length specification for transmit data
0	1 bit
1	2 bits

ISRM0	Receive completion interrupt control when error occurs
0	Receive completion interrupt is issued when an error occurs
1	Receive completion interrupt is not issued when an error occurs

Caution: Do not switch the operation mode until the current serial transmit/receive operation has stopped.

(b) Asynchronous serial interface status register (ASIS0)

ASIS0 can be read using an 8-bit memory manipulation instruction. When RESET is input, its value is 00H.

Figure 15-7: Format of Asynchronous Serial Interface Status Register (ASIS0)

	7	6	5	4	3	2	1	0	R/W	Address	After Reset
ASIS0	0	0	0	0	0	PE0	FE0	OVE0	R	FFA1H	00H

PE0	Parity error flag
0	No parity error
1	Parity error (Incorrect parity bit detected)

FE0	Framing error flag
0	No framing error
1	Framing error ^{Note 1} (Stop bit not detected)

OVE0	Overrun error flag
0	No overrun error
1	Overrun error Note 2 (Next receive operation was completed before data was read from receive buffer register)

Notes: 1. Even if a stop bit length of two bits has been set to bit 2 (SL0) in the asynchronous serial interface mode register (ASIM0), the stop bit detection during a receive operation only applies to a stop bit length of 1 bit.

2. Be sure to read the contents of the receive buffer register (RXB0) when an overrun error has occurred.

Until the contents of RXB0 are read, further overrun errors will occur when receiving data.

(c) Baud rate generator control register (BRGC0)

BRGC0 can be set via an 8-bit memory manipulation instruction. When RESET is input, its value is 00H.

Figure 15-8: Format of Baud Rate Generator Control Register (BRGC0) (1/2)

	7	6	5	4	3	2	1	0	R/W	Address	After Reset
BRGC0	0	TPS02	TPS01	TPS00	MDL03	MDL02	MDL01	MDL00	R/W	FFA2H	00H
_											

 $(f_X = 8.00 \text{ MHz})$

TPS02	TPS01	TPS00	Source clock selection for 5-bit counter	n
0	0	0	f _X /2 ¹	1
0	0	1	f _X /2 ²	2
0	1	0	f _X /2 ³	3
0	1	1	f _X /2 ⁴	4
1	0	0	f _X /2 ⁵	5
1	0	1	f _X /2 ⁶	6
1	1	0	f _X /2 ⁷ f _X /2 ⁸	7
1	1	1	f _X /2 ⁸	8

Figure 15-8: Format of Baud Rate Generator Control Register (BRGC0) (2/2)

MDL03	MDL02	MDL01	MDL00	Input clock selection for baud rate generator	k
0	0	0	0	f _{SCK} /16	0
0	0	0	1	f _{SCK} /17	1
0	0	1	0	f _{SCK} /18	2
0	0	1	1	f _{SCK} /19	3
0	1	0	0	f _{SCK} /20	4
0	1	0	1	f _{SCK} /21	5
0	1	1	0	f _{SCK} /22	6
0	1	1	1	f _{SCK} /23	7
1	0	0	0	f _{SCK} /24	8
1	0	0	1	f _{SCK} /25	9
1	0	1	0	f _{SCK} /26	10
1	0	1	1	f _{SCK} /27	11
1	1	0	0	f _{SCK} /28	12
1	1	0	1	f _{SCK} /29	13
1	1	1	0	f _{SCK} /30	14
1	1	1	1	Setting prohibited	-

Caution: Writing to BRGC0 during a communication operation may cause abnormal output from the baud rate generator and disable further communication operations. Therefore, do not write to BRGC0 during a communication operation.

Remarks: 1. f_{SCK}: Source clock for 5-bit counter

2. n: Value set via TPS00 to TPS02 ($1 \le n \le 8$)

3. k: Value set via MDL00 to MDL03 ($0 \le k \le 14$)

Chapter 15 Serial Interface Channel UART

The transmit/receive clock that is used to generate the baud rate is obtained by dividing the main system clock.

· Baud rate setting

The main system clock is divided to generate the transmit/receive clock. The baud rate generated by the main system clock is determined according to the following formula.

[Baud rate] =
$$\frac{f_X}{2^{n+1}(k+16)}$$
 [kbps]

fx: Oscillation frequency of main system clock in MHz

n : Value set via TPS00 to TPS02 (1 \leq n \leq 8) For details, see Table 15-3.

k : Value set via MDL00 to MDL02 (0 \leq k \leq 14) in register BRGC0

The relation between the 5-bit counter's source clock assigned to bits 4 to 6 (TPS00 to TPS02) of BRGC0 and the "n" value in the above formula is shown in Figure 15-4, "Format of Baud Rate Generator Control Register (BRGC0) (1/2)," on page 223.

Table 15-3: Relation between 5-bit Counter's Source Clock and "n" Value

TPS02	TPS01	TPS00	Source clock selection for 5-bit counter	n
0	0	0	f _X /2 ¹	1
0	0	1	f _X /2 ²	2
0	1	0	f _X /2 ³	3
0	1	1	f _X /2 ⁴	4
1	0	0	f _X /2 ⁵	5
1	0	1	f _X /2 ⁶	6
1	1	0	f _X /2 ⁷	7
1	1	1	f _X /2 ⁸	8

Remark: f_X: Oscillation frequency of main system clock.

· Error tolerance range for baud rates

The tolerance range for baud rates depends on the number of bits per frame and the counter's division rate [1/(16 + k)].

Table 15-4 describes the relation between the main system clock and the baud rate and Figure 14-9 shows an example of a baud rate error tolerance range.

Baud rate	f _X = 8.386 MHz		f _X = 8.000 MHz		f _X = 5.000 MHz		f _X = 4.1943 MHz	
(bps)	BRGCO	ERR (%)	BRGCO	ERR (%)	BRGCO	ERR (%)	BRGCO	ERR (%)
600	7BH	1.10	7AH	0.16	70H	1.73	6BH	1.14
1200	6BH	1.10	6AH	0.16	60H	1.73	5BH	1.14
2400	5BH	1.10	5AH	0.16	50H	1.73	4BH	1.14
4800	4BH	1.10	4AH	0.16	40H	1.73	3BH	1.14
9600	3BH	1.10	ЗАН	0.16	30H	1.73	2BH	1.14
19200	2BH	-1.3	2AH	0.16	20H	1.73	1BH	1.14
31250	21H	1.10	20H	0	14H	0	11H	-1.31
38400	1BH	1.10	1AH	0.16	10H	1.73	0BH	1.14
76800	0BH	1.10	0AH	0.16	00H	1.73	-	-
115200	02H	1.03	01H	0.16	-	-	-	-

Table 15-4: Relation between Main System Clock and Baud Rate

Remarks: 1. f_x: Oscillation frequency of main system clock

2. n: Value set via TPS00 to TPS02 ($1 \le n \le 8$)

3. k: Value set via MDL00 to MDL03 ($0 \le k \le 14$)

Ideal sampling point 32T 64T 256T 288T 320T 352T 304T 336T Basic timing STOP **START** D0 D7 (clock cycle T) 15.5T High-speed clock

D7

STOP

15.5T

335.5T

304.5T

Sampling error

0.5T

Figure 15-9: Error Tolerance (when k = 0), including Sampling Errors

reception 33.55T 67.1T 301.95T

Remark: T: 5-bit counter's source clock cycle

D0

30.45T

START

START

Baud rate error tolerance (when k = 0) =
$$\frac{\pm 15.5 \times 100}{320}$$
 = 4.8438 (%)

60.9T

(clock cycle T')

enabling normal

Low-speed clock (clock cycle T")

enabling normal

reception

(2) Communication operations

(a) Data format

As shown in Figure 15-10, the format of the transmit/receive data consists of a start bit, character bits, a parity bit, and one or more stop bits.

The asynchronous serial interface mode register (ASIM0) is used to set the character bit length, parity selection, and stop bit length within each data frame.

Figure 15-10: Format of Transmit/Receive Data in Asynchronous Serial Interface



Start bit...... 1 bit

Character bits... 7 bits or 8 bits

Parity bit......
 Even parity, odd parity, zero parity, or no parity

Stop bit(s)....... 1 bit or 2 bits

When "7 bits" is selected as the number of character bits, only the low-order 7 bits (bits 0 to 6) are valid. In this case during a transmission the highest bit (bit 7) is ignored and during reception the highest bit (bit 7) must be set to "0".

The asynchronous serial interface mode register (ASIM0) and the baud rate generator control register (BRGC0) are used to set the serial transfer rate.

If a receive error occurs, information about the receive error can be recognized by reading the asynchronous serial interface status register (ASIS0).

(b) Parity types and operations

The parity bit is used to detect bit errors in transfer data. Usually, the same type of parity bit is used by the transmitting and receiving sides. When odd parity or even parity is set, errors in the parity bit (the odd-number bit) can be detected. When zero parity or no parity is set, errors are not detected.

· Even parity

· During transmission

The number of bits in transmit data that includes a parity bit is controlled so that there are an even number of "1" bits. The value of the parity bit is as follows.

If the transmit data contains an odd number of "1" bits: the parity bit value is "1". If the transmit data contains an even number of "1" bits: the parity bit value is "0"

During reception

The number of "1" bits is counted among the transfer data that include a parity bit, and a parity error occurs when the result is an odd number.

· Odd parity

During transmission

The number of bits in transmit data that includes a parity bit is controlled so that there is an odd number of "1" bits. The value of the parity bit is as follows.

If the transmit data contains an odd number of "1" bits: the parity bit value is "0" If the transmit data contains an even number of "1" bits: the parity bit value is "1"

· During reception

The number of "1" bits is counted among the transfer data that include a parity bit, and a parity error occurs when the result is an even number.

Zero parity

During transmission, the parity bit is set to "0" regardless of the transmit data.

During reception, the parity bit is not checked. Therefore, no parity errors will occur regardless of whether the parity bit is a "0" or a "1".

No parity

No parity bit is added to the transmit data.

During reception, receive data is regarded as having no parity bit. Since there is no parity bit, no parity errors will occur.


(c) Transmission

The transmit operation is started when transmit data is written to the transmit shift register (TXS0). A start bit, parity bit, and stop bit(s) are automatically added to the data.

Starting the transmit operation shifts out the data in TXS0, thereby emptying TXS0, after which a transmit completion interrupt (INTST0) is issued.

The timing of the transmit completion interrupt is shown in Figure 15-11.

Figure 15-11: Timing of Asynchronous Serial Interface Transmit Completion Interrupt



Caution: Do not write to the asynchronous serial interface mode register (ASIM0) during a transmit operation. Writing to ASIM0 during a transmit operation may disable further transmit operations (in such cases, enter a RESET to restore normal operation). Whether or not a transmit operation is in progress can be determined via software using the transmit completion interrupt (INTST0) or the interrupt request flag (STIF) that is set by INTST0.

(d) Reception

The receive operation is enabled when bit 6 (RXE0) of the asynchronous serial interface mode register (ASIM0) is set to "1", and input data via RXD pin is sampled.

The serial clock specified by ASIM0 is used when sampling the RXD pin.


When the RXD pin goes low, the 5-bit counter begins counting, the start timing signal for data sampling is output if half of the specified baud rate time has elapsed. If the sampling of the RXD0 pin input of this start timing signal yields a low-level result, a start bit is recognized, after which the 5-bit counter is initialized and starts counting and data sampling begins. After the start bit is recognized, the character data, parity bit, and one-bit stop bit are detected, at which point reception of one data frame is completed.

Once the reception of one data frame is completed, the receive data in the shift register is transferred to the receive buffer register (RXB0) and a receive completion interrupt (INTSR0) occurs. Even if an error has occurred, the receive data in which the error occurred is still transferred to RXB0 and INTSR0 occurs (see Figure 14-9).

If the RXE0 bit is reset (to "0") during a receive operation, the receive operation is stopped immediately. At this time, neither the contents of RXB0 and ASIS0 will change, nor does INTSR0 or INTSER0 occur.

Figure 15-12 shows the timing of the asynchronous serial interface receive completion interrupt.

Figure 15-12: Timing of Asynchronous Serial Interface Receive Completion Interrupt



Caution: Be sure to read the contents of the receive buffer register (RXB0) even when a receive error has occurred. Overrun errors will occur during the next data receive operations and the receive error status will remain until the contents of RXB0 are read.

(e) Receive errors

Three types of errors can occur during a receive operation: parity error, framing error, or overrun error. If, as the result of the data reception, an error flag is set to the asynchronous serial interface status register (ASISO), a receive error interrupt (INTSERO) will occur. Receive error interrupts are generated before receive interrupts (INTSRO).

Table 15-5 lists the causes of receive errors.

As part of the receive error interrupt (INTSER0) servicing, the contents of ASIS0 can be read to determine which type of error occurred during the receive operation (see Table 14-5 and Figure 15-13).

The content of ASIS0 is reset (to "0") if the receive buffer register (RXB0) is read or when the next data is received (if the next data contains an error, another error flag will be set).

Receive error

Cause

Cause

ASISO value

Parity error

Parity specified during transmission does not match parity of receive data

04H

Framing error

Stop bit was not detected


Overrun error

Reception of the next data was completed before data was read from the receive buffer register

01H

Table 15-5: Causes of Receive Errors





Cautions: 1. The contents of ASIS0 are reset (to "0") when the receive buffer register (RXB0) is read or when the next data is received. To obtain information about the error, be sure to read the contents of ASIS0 before reading RXB0.

2. Be sure to read the contents of the receive buffer register (RXB0) even when a receive error has occurred. Overrun errors will occur during the next data receive operations and the receive error status will remain until the contents of RXB0 are read.

15.6 Behavior of UART during Standby of the Controller

Serial transfer operations can be performed during HALT mode of the controller.

During STOP mode, serial transfer operations are stopped and the values in the asynchronous serial interface mode register (ASIMO), the transmit shift register (TXSO), the receive shift register (RXSO), and the receive buffer register (RXBO) remain as they were just before the clock was stopped. Output from the TXD pin retains the current data if the clock is stopped (if the system enters STOP mode) during a transmit operation. If the clock is stopped during a receive operation, the data received before the clock was stopped is retained and all subsequent operations are stopped. The receive operation can be restarted once the clock is restarted.

Chapter 16 CAN Controller

Table 16-1: Outline of the Function

Feature	Details
Protocol	CAN2.0 with active extended frame capability (Bosch specification 2.0 part B)
Baudrate	Max. 500 Kbps at 8 MHz clock supply
Bus line control	CMOS in / out for external transceiver
Clock	Selected by register
Data storage	CPU RAM area with shared access DCAN uses up to 288 byte of RAM Unused bytes can be used by CPU for other tasks
Message organisation	Received messages will be stored in RAM area depending on message identifier Transmit messages have two dedicated buffers in RAM area
Message number	One input receive shadow buffer (not readable by user) Up to 16 receive message objects including 2 masks Two transmit channels
Message sorting	Unique identifier on all 16 receive message objects Up to 2 message objects with mask Global mask for all messages
DCAN protocol	SFR access for general control
Interrupt	Transmit interrupt for each channel One receive interrupt with enable control for each message One error interrupt
Time functions	Support of time stamp and global time system Programmable single shot mode
Diagnostic	Readable error counters "Valid protocol activity flag" for verification of bus connection "Receive only" mode for automatic baudrate detection
Power down modes	Sleep mode: Wake up from CAN bus Stop mode: No wake-up from CAN bus

16.1 CAN Protocol

CAN is an abbreviation of "Controller Area Network", and is a class C high speed multiplexed communication protocol. CAN is specified by Bosch in the CAN specification 2.0 from September 1991 and is standardized in ISO-11898 (International Organization for Standardization) and SAE (Society of Automotive Engineers).

16.1.1 Protocol Mode Function

(1) Standard format mode

 This mode supports an 11-bit message identifier thus making it possible to differentiate between 2048 types of messages.

(2) Extended format mode

- In the extended format mode, the identifier has 29 bits. It is built by the standard identifier (11 bits) and an extended identifier (18 bits).
- When the IDE bits of the arbitration field is "recessive", the frame is sent in the extended format mode.
- When a message in extended format mode and a remote frame in standard format mode are simultaneously transmitted, the node transmitting the message with the standard mode wins the arbitration.

(3) Bus values

- The bus can have one of two complementary logical values: "dominant" or "recessive". During simultaneous transmission of "dominant" and "recessive" bits, the resulting bus value will be "dominant" (non destructive arbitration).
- For example, in case of a wired-AND implementation of the bus, the "dominant" level would be represented by a logical "0" and the "recessive" level by a logical "1".
 This specific representation is used in this manual.
- Physical states (e.g. electrical voltage, light) that represent the logical levels are not given in this
 document.

16.1.2 Message Format

The CAN protocol message supports different types of frames. The types of frames are listed below:

Data frame: Carries the data from a transmitter to the receiver.

• Remote frame: Transmission demand frame from the requesting node.

• Error frame: Frame sent on error detection.

• Overload frame: Frame sent when a data or remote frame would be overwritten by the next

one before the receiving node could process it. The reception side did not finish its operations on the reception of the previously received frame yet.

16.1.3 Data Frame / Remote Frame

Figure 16-1: Data Frame





Figure 16-2: Remote Frame




Remark: This frame is transmitted when the reception node requests transmission. Data field is not transmitted even if the data length code \neq '0' in the control field.

16.1.4 Description of each field

(1) "R" indicates recessive level. "D" indicates dominant level. Start of frame: The start of data frame and remote frame are indicated.

Figure 16-3: Data Frame



- The start of frame (SOF) is denoted by the falling edge of the bus signal.
- Reception continues when 'Dominant level' is detected at the sample point.
- The bus becomes idle state when 'Recessive level' is detected at a sample point.
- (2) Arbitration field: Sets priority, specifies data frame or remote frame, and defines the protocol mode.

Figure 16-4: Arbitration Field/Standard Format Mode





Figure 16-5: Arbitration Field/Extended Format Mode



- ID28 ID0 is the identifier.
- The identifier is transmitted with MSB at first position.
- Substitute Remote Request (SRR) is only used in extended format mode and is always recessive.

Table 16-2: Bit Number of the Identifier

Protocol Mode Identifier	Number
Standard format mode	11 bits
Extended format mode	29 bits

Table 16-3: RTR Setting

Frame Type	RTR Bit
Data frame	0
Remote frame	1

Table 16-4: Mode Setting

Protocol Mode	IDE Bit
Standard format mode	0
Extended format mode	1

(3) Control field: The data byte number DLC in the data field specifies the number of data bytes in the current frame (DLC=0 to 8).

Figure 16-6: Control Field (Standard Format Mode)





Figure 16-7: Control Field (Extended Format Mode)



• The bits r0 and r1 are reserved bits for future use and are recommended to be recessive.

Table 16-5: Data Length Code Setting

Data Length Code				
DLC3	DLC2	DLC1	DLC0	Number of Data Bytes
0	0	0	0	0
0	0	0	1	1
	•	•	•	
0	1	1	1	7
1	Х	Х	Х	8

Remark: In case of a remote frame, the data field is not generated even if data length code \neq '0'.


(4) Data field: This field carries the data bytes to be sent. The number of data bytes is defined by the DLC value.

Figure 16-8: Data Field



(5) CRC field: This field consists of a 15-bit CRC sequence to check the transmission error and a CRC delimiter.

Figure 16-9: CRC Field




• 15 bits CRC generation polynomial is expressed by

$$P(X) = X^{15} + X^{14} + X^{10} + X^{8} + X^{7} + X^{4} + X^{3} + 1.$$

- Transmission node: Transmits the CRC sequence calculated from the start of frame, arbitration field, control field and data field eliminating stuff bits.
- Reception node: The CRC received will be compared with the CRC calculated in the receiving node. For this calculation the stuff bits of the received CRC are eliminated. In case these do not match, the node issues an error frame.


(6) ACK field: For check of normal reception.

Figure 16-10: ACK Field




- Receive node sets the ACK slot to dominant level if no error was detected.
- (7) End of frame: Indicates the end of the transmission/reception.

Figure 16-11: End of Frame




- (8) Interframe space: This sequence is inserted after data frames, remote frames, error frames, and overload frames in the serial bitstream on the bus to indicate start or end of a frame. The length of the interframe space depends on the error state (active or passive) of the node.
 - (a) Error active: Consists of 3 bits intermission and bus idle.

Figure 16-12: Interframe Space/Error Active



(b) Error passive: Consists of 3 bits intermission, suspend transmission and bus idle.

Figure 16-13: Interframe Space/Error Passive



Remark: The nominal value of the intermission field is 3 bits. However, transmission nodes may start immediately a transmission already in the 3rd bit of this field when a dominant level is detected.

Table 16-6: Operation in the Error State

Error State	Operation
Error active	Any node in this state is able to start a transmission whenever the bus is idle.
Error passive	Any node in this state has to wait for 11 consecutive recessive bits before initiating a transmission.

16.1.5 Error Frame

- This frame is sent from a node if an error is detected.
- The type of an Error Frame is defined by its error flag: ACTIVE ERROR FLAG or PASSIVE ERROR FLAG. Which kind of flag a node transmits after detecting an error condition depends on the internal count of the error counters of each node.




Figure 16-14: Error Frame

Table 16-7: Definition of each Field

No.	Name	Bit Number	Definition
1	Error flag	6	Error active node: sends 6 bits dominant level continuously. Error passive node: sends 6 bits recessive level continuously.
2	Error flag superpositioning	0 to 6	Nodes receiving an "error flag" detect bit stuff errors and issue error flags' themselves.
3	Error delimiter	8	Sends 8 bits recessive level continuously. In case of monitoring dominant level at 8th bit, an overload frame is transmitted after the next bit.
4	Erroneous bit	-	An error frame is transmitted continuously after the bit where the error has occurred (in case of a CRC error, transmission continues after the ACK delimiter).
5	Interframe space/ overload frame	3/14 20 MAX	Interframe space or overload frame continues.

16.1.6 Overload Frame

- This frame is started at the first bit of the intermission when the reception node is busy with exploiting the receive operation and is not ready for further reception.
- When a bit error is detected in the intermission, also an overload frame is sent following the next bit after the bit error detection.
- Detecting a dominant bit during the 3rd bit of intermission will be interpreted as START OF FRAME.
- At most two OVERLOAD FRAMEs may be generated to delay the next DATA FRAME or REMOTE FRAME.




Figure 16-15: Overload Frame

Table 16-8: Definition of each Frame

No.	Name	Bit Number	Definition
1	Overload flag	6	Sent 6 bits dominant level continuously.
2	Overload flag from any node	0 to 6	A node that receives an overload flag in the interframe space. Issues an overload flag.
3	Overload delimiter	8	Sends 8 bits recessive level continuously. In case of monitoring dominant level at 8th bit, an overload frame is transmitted after the next bit.
4	Any frame	-	Output following the end of frame, error delimiter and overload delimiter.
5	Interframe space/ overload frame	3/14 20 MAX	Interframe space or overload frame continues.

16.2 Function

16.2.1 Arbitration

If two or more nodes happen to start transmission in coincidence, the access conflict is solved by a bitwise arbitration mechanism during transmission of the ARBITRATION FIELD.

- (1) When a node starts transmission:
 - During bus idle, the node having the output data can transmit.
- (2) When more than one node starts transmission:
 - The node with the lower identifier wins the arbitration.
 - Any transmitting node compares its output arbitration field and the data level on the bus.
 - It looses arbitration, when it sends recessive level and reads dominant from bus.

Table 16-9: Arbitration

Level Detection	Status of Arbitrating Node
Conformity of Level	Continuous Transmission
Non-conformity of Level	The data output is stopped from the next bit and reception operation starts.

- (3) Priority of data frame and remote frame:
 - When a data frame and remote frame with the same message identifier are on the bus, the data frame has priority because its RTR bit carries 'Dominant level'. The data frame wins the arbitration.

16.2.2 Bit Stuffing

When the same level continues for more than 5 bits, bit stuffing (insert 1 bit with inverse level) takes place.

- Due to this a resynchronization of the bit timing can be done at least every 10 bits.
- Nodes detecting an error condition send an error frame, violating the bit stuff rule and indicating this message to be erroneous for all nodes.

Table 16-10: Bit Stuffing

Transmission	During the transmission of a data frame and a remote frame, when the same level continues for 5 bits in the data between the start of frame and the ACK field, 1 bit level with reverse level of data is inserted before the following bit.
Reception	During the reception of a data frame and a remote frame, when the same level continues for 5 bits in the data between the start of frame and the ACK field, the reception is continued by deleting the next bit.

Chapter 16 CAN Controller

16.2.3 Multi Master

As the bus priority is determined by the identifier, any node can be the bus master.

16.2.4 Multi Cast

Any message can be received by any node (broadcast).

16.2.5 Sleep Mode/Stop Function

This is a function to put the CAN controller in waiting mode to achieve low power consumption. The SLEEP mode of the DCAN complies to the method described in ISO 11898.

Additional to this SLEEP mode, which can be woken up by bus activities, the STOP mode is fully controlled by the CPU device.

16.2.6 Error Control Function

(1) Error types

Table 16-11: Error Types

	Description of E	Error	Detection State	
Туре	Detection Method	Detection Condition	Transmission/ Reception	Field/Frame
Bit error	Comparison of output level and level on the bus (except stuff bit)	Disagreement of both levels	Transmission/ reception node	Bit that output data on the bus at the start of frame to the end of frame, error frame and overload frame.
Stuff error	Check of the reception data at the stuff bit	6 consecutive bits of the same output level	Transmission/ reception node	Start of frame to CRC sequence
CRC error	Comparison of the CRC generated from the reception data and the received CRC sequence	Disagreement of CRC	Reception node	Start of frame to data field
Form error	Field/frame check of the fixed format	Detection of the fixed for- mat error	Reception node	CRC delimiter ACK field End of frame Error frame Overload frame
ACK error	Check of the ACK slot by the transmission node	Detection of recessive level in ACK slot	Transmission node	ACK slot

(2) Output timing of the error frame

Table 16-12: Output Timing of the Error Frame

Туре	Output timing
Bit error, stuff error, form error, ACK error	Error frame is started at the next bit timing following the detected error
Error passive	CRC error Error frame is started at the next bit timing following the ACK delimiter

(3) Measures when error occurs

- Transmission node re-transmits the data frame or the remote frame after the error frame.
- The CAN standard (ISO-11898) allows a programmable suppression of this re-transmission. It is called single shot mode.

(4) Error state

(a) Types of error state

- Three types of error state: These are error active, error passive and bus off.
- The transmission error counter (TEC) and the reception error counter (REC) control the error state.
- The error counters are incremented on each error occurrence (refer to Table 3-6).
- If the value of error counter exceeds 96, warning level for error passive state is reached.
- When only one node is active at start-up, it may not receive an acknowledgment on a transmitted message. This will increment TEC until error passive state is reached. The bus off state will not be reached because for this specific condition TEC will not increment any more if values greater than 127 are reached.
- A node in bus off state will not issue any dominant level on the CAN transmit pin. The reception of messages is not affected by the bus off state.

Table 16-13: Types of Error

Туре	Operation	Value of Error Counter	Output Error Flag Type
Error active Transmission/ reception		0 to 127	Active error flag (6 bits of dominant level continue)
Error passive	Transmission	128 to 255	Passive error flag (6 bits of recessive level con-
Lifoi passive	Reception	128 or more	tinue)
Bus off	Transmission	more than 255	Communication cannot be made
Dus Oil	Reception	-	Does not exist

(b) Error counter

• Error counter counts up when an error has occurred, and counts down upon successful transmission and reception. The error counters are updated during the first bit of an error flag.

Table 16-14: Error Counter

State	Transmission Error Counter (TEC)	Reception Error Counter (REC)
Reception node detects an error (except bit error in the active error flag or overload flag).	No change	+1
Reception node detects dominant level following the error flag of the own error frame.	No change	+8
Transmission node transmits an error flag. Exception: 1. ACK error is detected in the error passive state and dominant level is not detected in the passive error flag sent. 2. Stuff error generation in arbitration field.	+8	No change
Bit error detection during active error flag and overload flag when transmitting node is in error active state.	+8	No change
Bit error detection during active error flag and overload flag when receiving node is in error active state.	No change	+8
When the node detects fourteen continuous dominant bits counted from the beginning of the active error flag or the overload flag, and every time, eight subsequent dominant bits after that are detected. Every time when the node detects eight continuous dominant bits after the passive error flag.	+8	+8
When the transmitting node has completed to sent without error.	-1 (-0 when error counter = 0)	No change
When the reception node has completed to receive without error.	No change	-1 (1 ≤REC ≤127) -0 (REC = 0) 119-127 (REC > 127)

(c) Overload frame


• In case the recessive level of first intermission bit is driven to dominant level, an overload frame occurs on the bus. Upon detection of an overload frame any transmit request will be postponed until the bus becomes idle.

16.2.7 Baud Rate Control Function

(1) Nominal bit time (8 to 25 time quanta)

• Definition of 1 data bit time is as follows.

Figure 16-16: Nominal Bit Time (8 to 25 Time Quanta)



[1 Minimum time for one time/quantum (TQ) = 1/fx]

- Sync segment: In this segment the bit synchronization is performed.
- Prop segment: This segment absorbs delays of the output buffer, the CAN bus and the input buffer. Prop segment time =(output buffer delay) + (CAN bus delay) + (input buffer delay).
- Phase segment 1/2: These segments compensate the data bit time error. The larger the size measured in TQ is, the larger is the tolerable error.
- The synchronization jump width (SJW) specifies the synchronization range. The SJW is programmable. SJW can have less or equal number of TQ as phase segment 2.

Table 16-15: Segment Name and Segment Length

Segment Name	Segment Length (allowed Number of TQs)
Sync segment (Synchronization segment)	1
Prop segment (Propagation segment)	Programmable 1 to 8
Phase segment 1 (Phase buffer segment 1)	Programmable 1 to 8
Phase segment 2 (Phase buffer segment 2)	Maximum of phase segment 1 and the IPT Note
SJW	Programmable 1 to 4

Note: IPT = Information Processing Time. It needs to be less than or equal to 2 TQ.

(2) Adjusting synchronization of the data bit


- The transmission node transmits data synchronized to the transmission node bit timing.
- The reception node adjusts synchronization at recessive to dominant edges on the bus. Depending on the protocol this synchronization can be a hard or soft synchronization.

(a) Hard synchronization

This type of synchronization is performed when the reception node detects a start of frame in the bus idle state.

 When the node detects a falling edge of a SOF, the current time quanta becomes the synchronization segment. The length of the following segments are defined by the values programmed into the SYNC0 and SYNC1 registers.

Figure 16-17: Adjusting Synchronization of the Data Bit



(b) Soft synchronization

When a recessive to dominant level change on the bus is detected, a soft synchronization is performed.

- If the phase error is larger than the programmed SJW value, the node will adjust the timing by applying this SJW-value. Full synchronization is achieved by subsequent adjustments on the next recessive to dominant edge(s).
- These errors that are equal or less of the programmed SJW are corrected instantly and full synchronization is achieved already for the next bit.
- The TQ at which the edge occurs becomes sync segment forcibly, if the phase error is less than or equal to SJW.





Figure 16-18: Bit Synchronization



16.2.8 State Shift Chart

Reception С Start of frame End Bit error Arbitration field RTR = 1Bit error Control field Reception RTR = 0Bit error Data field End Bit error CRC field End ACK error ACK field End Bit error End of frame Error frame End End Bit error Form error Bit error Intermission 1 Overload frame Error passive End Error active Intermission 2 Initialization setting 8 bits of '1' Start of frame reception Bus idle Start of frame transmission Reception

Figure 16-19: Transmission State Shift Chart






Figure 16-20: Reception State Shift Chart

Figure 16-21: Error State Shift Chart
(a) Transmission



TEC = Transmission error counter

(b) Reception



REC = Reception error counter

16.3 Outline Description

CANL CANH CPU Access **Bus Arbitration Logic** Receive Messages CPU Memory Buffer RAM SFR Memory Access Engine Transmit Interface Transmit Management High Speed RAM (includes global registers) CAN External DCAN-Interface Transceiver Timer

Figure 16-22: Structural Block Diagram

This interface part handles all protocol activities by hardware in the CAN protocol part. The memory access engine fetches information for the CAN protocol transmission from the dedicated RAM area to the CAN protocol part or compares and sorts incoming information and stores it into predefined RAM areas.


The DCAN interfaces directly to the RAM area that is accessible by the DCAN and by the CPU.

The DCAN part works with an external bus transceiver which converts the transmit data and receive data lines to the electrical characteristics of the CAN bus itself.

16.4 Connection with Target System

The DCAN Macro has to be connected to the CAN bus with an external transceiver.

Figure 16-23: Connection to the CAN Bus



16.5 CAN Controller Configuration

The CAN-module consists of the following hardware

.

Table 16-16: CAN Configuration

Item	Configuration
Message definition	In RAM area
CAN input/output	1 (CTXD) 1 (CRXD)
Control registers	CAN control register (CANC) Transmit control register (TCR) Receive message register (RMES) Redefinition control register (REDEF) CAN error status register (CANES) Transmit error counter (TEC) Receive error counter (REC) Message count register (MCNT) Bit rate prescaler (BRPRS) Synchronous control register 0 (SNYC0) Synchronous control register 1 (SYNC1) Mask control register (MASKC)

16.6 Special Function Register for CAN-module

Table 16-17: SFR Definitions

Register Name	Symbol	R/W	Bit Ma	nipulatio	on Units	After Reset
ixegister ivallie	Symbol	17/ / /	1-bit	8-bit	16-bit	Aitei iveset
CAN control register	CANC	R/W	×	×	-	01H
Transmit control register	TCR	R/W	-	×	-	00H
Receive message register	RMES	R	-	×	-	00H
Redefinition control register	REDEF	R/W	×	×	-	00H
CAN error status register	CANES	R/W	-	×	-	00H
Transmit error counter	TEC	R	-	×	-	00H
Receive error counter	REC	R	-	×	-	00H
Message count register	MCNT	R	-	×	-	C0H
Bit rate prescaler	BRPRS	R/W	-	×	-	00H
Synchronous control register 0	SYNC0	R/W	-	×	-	18H
Synchronous control register 1	SYNC1	R/W	-	×	-	0EH
Mask control register	MASKC	R/W	-	×	-	00H

The following SFR bits can be accessed with 1-bit instructions. The other SFR registers have to be accessed with 8-bit instructions.

Table 16-18: SFR Bit Definitions

Name	Description	Bit
SOFE	Start of frame enable	CANC.4
SLEEP	Sleep mode	CANC.2
INIT	Initialize	CANC.0
DEF	Redefinition enable	REDEF.7

16.7 Message and Buffer Configuration

Table 16-19: Message and Buffer Configuration

Address Note 2	Register Name	R/W	After Reset
00xH	Transmit buffer 0		
01xH	Transmit buffer 1		
02xH	Receive message 0 / Mask 0		
03xH	Receive message 1		
04xH	Receive message 2 / Mask 1		
05xH	Receive message 3		
06xH	Receive message 4		
07xH	Receive message 5		
08xH	Receive message 6	R/W	Note 1
09xH	Receive message 7	17/77	Note 1
0AxH	Receive message 8		
0BxH	Receive message 9		
0CxH	Receive message 10		
0DxH	Receive message 11		
0ExH	Receive message 12		
0FxH	Receive message 13		
10xH	Receive message 14		
11xH	Receive message 15		

Notes: 1. Contents is undefined, because data resides in normal RAM area.

2. This address is an offset to the RAM area starting address defined with CADD0/1 in the message count register (MCNT).

16.8 Transmit Buffer Structure

The DCAN has two independent transmit buffers. The two buffers have a 16 byte data structure for standard and extended frames with the ability to send up to 8 data bytes per message. The structure of the transmit buffer is similar to the structure of the receive buffers. The CPU can use addresses that are specified as "unused" in the transmit buffer layout. As well the CPU may use unused ID addresses, unused data addresses. And an unused transmit buffer of the DCAN for its own purposes. The control bits, the identification and the message data have to be stored in the message RAM area.

The transmission control is done by the TCR register. A transmission priority selection allows the customer to realize an application specific priority selection. After the priority selection the transmission can be started by setting the TXRQn bit (n = 0, 1).

In the case that both transmit buffers are used, the transmit priorities can be set. For this purpose the DCAN has the TXP bit in the TCR register. The application software has to set this priority before the transmission is started.

The two transmit buffers supply two independent interrupt lines for an interrupt controller.

Note: Message objects that need less than 8 data byte (DLC < 8) may use the remaining bytes (8 - DLC) for application purposes.

16.9 Transmit Message Format

Table 16-20: Transmit Message Format

Name	Address Note	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TCON	n0H	IDE	RTR	0	0	DLC3	DLC2	DLC1	DLC0
	n1H				Unu	sed			
IDTX0	n2H				ID stand	lard part			
IDTX1	n3H	ID s	standard part	t	0	0	0	0	0
IDTX2	n4H				ID exten	ded part			
IDTX3	n5H				ID exten	ded part			
IDTX4	n6H	ID exten	ded part	0	0	0	0	0	0
	n7H	Unused							
DATA0	n8H			N	lessage o	data byte 0			
DATA1	n9H			N	lessage o	data byte 1			
DATA2	nAH			N	lessage o	data byte 2			
DATA3	nBH			N	lessage o	data byte 3			
DATA4	nCH	Message data byte 4							
DATA5	nDH	Message data byte 5							
DATA6	nEH	Message data byte 6							
DATA7	nFH	Message data byte 7							

Note: This address is a relative offset to the starting address of the transmit buffer.

(1) Transmit Message Definition

The memory location labelled TCON includes the information of the RTR bit and the bits of the control field of a data or remote frame.

TCON is set with a 1-bit or an 8-bit memory manipulation instruction. RESET input sets TCON to an undefined value.

Figure 16-24: Transmit Message Definition Bits

Symbol	7	6	5	4	3	2	1	0	Address	After Reset R/W
TCON	IDE	RTR	0	0	DLC3	DLC2	DLC1	DLC0	xxx0H	undefined R/W

IDE	Identifier Extension Select				
0	Transmit standard frame message; 11 bit identifier				
1	Transmit extended frame message; 29 bit identifier				

I	RTR	Remote Transmission Select			
Ī	0	Transmit data frames			
Ī	1	Transmit remote frames			

DLC3	DLC2	DLC1	DLC0	Data Length Code Selection of Transmit Message
0	0	0	0	0 data bytes
0	0	0	1	1 data bytes
0	0	1	0	2 data bytes
0	0	1	1	3 data bytes
0	1	0	0	4 data bytes
0	1	0	1	5 data bytes
0	1	1	0	6 data bytes
0	1	1	1	7 data bytes
1	0	0	0	8 data bytes
	Others th	an above		Note

Remark: The control field describes the format of frame that is generated and its length. The reserved bits of the CAN protocol are always sent in dominant state (0).

Note: The data length code selects the number of bytes which have to be transmitted. Valid entries for the data length code (DLC) are 0 to 8. If a value greater than 8 is selected, 8 bytes are transmitted in the data frame. The Data Length Code is specified in DLC3 through DLC0.

(2) Transmit Identifier Definition

These memory locations set the message identifier in the arbitration field of the CAN protocol.

IDTX0 to IDTX4 register can be set with a 1-bit or an 8-bit memory manipulation instruction. RESET input sets IDTX0 to IDTX4 to an undefined value.

Figure 16-25: Transmit Identifier

Symbol	7	6	5	4	3	2	1	0	Address	After Reset	R/W
IDTX0	ID28	ID27	ID26	ID25	ID24	ID23	ID22	ID21	xxx2H	undefined	R/W
_											
IDTX1	ID20	ID19	ID18	0	0	0	0	0	xxx3H	undefined	R/W
·-											
IDTX2	ID17	ID16	ID15	ID14	ID13	ID12	ID11	ID10	xxx4H	undefined	R/W
·-											
IDTX3	ID9	ID8	ID7	ID6	ID5	ID4	ID3	ID2	xxx5H	undefined	R/W
·-											
IDTX4	ID1	ID0	0	0	0	0	0	0	xxx6H	undefined	R/W

Remark: If a standard frame is defined by the IDE bit in the TCON byte then IDTX0 and IDTX1 are used only. IDTX2 to IDTX4 are free for use by the CPU for application needs.

(3) Transmit Data Definition

These memory locations set the transmit message data of the data field in the CAN frame.

DATA0 to DATA7 can be set with a 1-bit or an 8-bit memory manipulation instruction. RESET input sets DATA0 to DATA7 to an undefined value.

Figure 16-26: Transmit Data

Symbol	7	6	5	4	3	2	1	0	Address	After Reset	R/W
DATA0									XXX8H	undefined	R/W
DATA1									xxx9H	undefined	R/W
DATA2									xxxAH	undefined	R/W
DATA3									xxxBH	undefined	R/W
DATA4									xxxCH	undefined	R/W
DATA5									xxxDH	undefined	R/W
DATA6									xxxEH	undefined	R/W
DATA7									xxxFH	undefined	R/W

Remark: Unused data bytes that are not used by the definition in the DLC bits in the TCON byte are free for use by the CPU for application needs.

16.10 Receive Buffer Structure

The DCAN has up to 16 receive buffers. The number of used buffers is defined by the MCNT register. Unused receive buffers can be used as application RAM for the CPU. The received data is stored directly in this RAM area.

The 16 buffers have a 16 byte data structure for standard and extended frames with a capacity of up to 8 data bytes per message. The structure of the receive buffer is similar to the structure of the transmit buffers. The semaphore bits DN and MUC enable a secure reception detection and data handling. For the first 8 receive message buffers the successful reception is mirrored by the DN-flags in the RMES register.

The receive interrupt request can be enabled or disabled for each used buffer separately.

16.11 Receive Message Format

AddressNote 1 Name Bit 4 Bit 3 Bit 1 Bit 7 Bit 6 Bit 5 Bit 2 Bit 0 **IDCON** n0H 0 0 0 0 **ENI RTR** IDE **DSTAT** n1H DN MUC R0 DLC R1 IDREC0 n2H ID standard part RTR_{REC}Note 2 IDREC1 n3H ID standard part 0 IDREC2 n4H ID extended part IDREC3 n5H ID extended part IDREC4 n6H ID extended part 0 0 0 0 O n7H unused DATA0 n8H Message data byte 0 DATA1 n9H Message data byte 1 DATA2 nAH Message data byte 2 DATA3 nBH Message data byte 3 DATA4 nCH Message data byte 4 DATA5 nDH Message data byte 5 DATA6 nEH Message data byte 6 DATA7 nFH Message data byte 7

Table 16-21: Receive Message Format

Notes: 1. This address is a relative offset to the start address of the receive buffer.

2. RTR_{REC} is the received value of the RTR message bit when this buffer is used together with a mask function.

By using the mask function a successfully received identifier overwrites the bytes IDREC0 and IDREC1 for standard frame format and IDREC0 to IDREC4 for extended frame format.

For the RTR_{REC} bit exist two modes:

- RTR bit in the MCON byte of the dedicated mask is set to 0. In this case RTR_{REC} will
 always be written to 0 together with the update of the IDn bits in IDREC1. The received
 frame type (data or remote) is defined by the RTR bit in IDCON of the buffer.
- RTR bit in the MCON byte of the dedicated mask is set to 1 (data and remote frames are accepted). In this case the RTR bit in IDCON has no meaning. The received message type passed the mask is shown in RTR_{REC}.

If a buffer is not assigned to a mask function (mask 1, mask 2 or global mask) the bytes IDREC0 to IDREC4 are only read for comparing. During initialization the RTR_{REC} should be defined to 0.

(1) Receive control bits definition

The memory location labelled IDCON defines the kind of frame (data or remote frame with standard or extended format) that is monitored for the associated buffer. Notification by the receive interrupt upon successful reception can be selected for each receive buffer separately.

IDCON can be set with a 1-bit or an 8-bit memory manipulation instruction. RESET input sets IDCON to an undefined value.

Figure 16-27: Control bits for Receive Identifier

Symbol	7	6	5	4	3	2	1	0	Address After Reset R/W
IDCON	0	0	0	0	0	ENI	RTR	IDE	xxx0H undefined R/W

IDE	Identifier Extension Select
0	Receive standard frame message; 11-bit identifier
1	Receive extended frame message; 29-bit identifier

RTR	Remote Transmission Select				
0	Receive data frames				
1	Receive remote frames				

ENI	Enable Interrupt on Receive ^{Note}			
0	No interrupt generated			
1	Generate receive interrupt after reception of valid message			

The control bits define the type of message that is transferred in the associated buffer if this type of message appears on the bus.

This byte will never be written by the DCAN. Only the host CPU can change this byte.

Note: The user has to define with the ENI bit if he wants to set a receive interrupt request when new data is received in this buffer.

(2) Receive status bits definition

The memory location labelled DSTAT sets the receive status bits of the arbitration field of the CAN protocol.

DSTAT can be set with a 1-bit or an 8-bit memory manipulation instruction. RESET input sets DSTAT to an undefined value.

Figure 16-28: Receive Status Bits (1/2)

Symbol	7	6	5	4	3	2	1	0	Address After Reset R/W
DSTAT	DN	MUC	R1	R0	DLC3	DLC2	DLC1	DLC0	xxx1H undefined R/W

The receive status reflects the current status of a message. It signals whether new data is stored or if the DCAN currently transfers data into this buffer.

In addition the data length of the last transferred data and the reserved bits of the protocol are shown.

DN	Data New
0	No change in data
1	Data changed

The DCAN-module sets DN twice. At first when it starts storing a message from the shadow buffer into the receive buffer and secondly when it finished the operation.

The CPU needs to clear this bit, to signal by itself that it has read the data. During initialization of the receive buffers the DN-bit should also be cleared. Otherwise the CPU gets no information on an update of the buffer after a successful reception.

	MUC	Memory Update					
	0	CAN does not access data part					
Ī	1	CAN is transferring new data to message buffer					

The DCAN-module sets MUC when it starts transferring a message into the buffer and clears the MUC bit when the transfer is finished.

R1	Reserved Bit 1
0	Reserved bit 1 of received message was "0"
1	Reserved bit 1 of received message was "1"

R0	Reserved Bit 0
0	Reserved bit 0 of received message was "0"
1	Reserved bit 0 of received message was "1"

Figure 16-28: Receive Status Bits (2/2)

DLC3	DLC2	DLC1	DLC0	Data Length Code Selection of Receive Message
0	0	0	0	0 data bytes
0	0	0	1	1 data bytes
0	0	1	0	2 data bytes
0	0	1	1	3 data bytes
0	1	0	0	4 data bytes
0	1	0	1	5 data bytes
0	1	1	0	6 data bytes
0	1	1	1	7 data bytes
1	0	0	0	8 data bytes
	Others th	an above	Note	

DSTAT is written by the DCAN two times during message storage: At the first access to this buffer DN = 1, MUC = 1, reserved bits and DLC are written. At the last access to this buffer DN = 1, MUC = 0, reserved bits and DLC are written.

Note: Valid entries for the data length code are 0 to 8. If a value higher than 8 is received, 8 bytes are stored in the message buffer frame together with the data length code received in the DLC of the message.

(3) Receive Identifier Definition

These memory locations define the receive identifier of the arbitration field of the CAN protocol.

IDREC0 to IDREC4 can be set with a 1-bit or an 8-bit memory manipulation instruction. RESET input sets IDREC0 to IDREC4 to an undefined value.

Symbol 7 5 3 2 Address After Reset R/W 6 0 IDREC0 ID28 ID27 ID26 ID25 ID24 ID23 ID22 ID21 xxx2H undefined R/W IDREC1 ID20 **ID19** ID18 0 0 0 RTR_{REC} xxx3H undefined R/W ID17 IDREC2 **ID16 ID15 ID14 ID13** ID12 ID11 ID10 xxx4H undefined R/W IDREC3 ID9 ID8 ID7 ID6 ID5 ID4 ID3 ID2 xxx5H undefined R/W IDREC4 ID1 ID0 0 0 0 0 0 0 xxx6H undefined R/W

Figure 16-29: Receive Identifier

The identifier of the receive message has to be defined during the initialization of the DCAN. The DCAN uses this data for the comparison with the identifiers received on the CAN bus. For normal message buffers without mask function this data is only read by the DCAN for comparison. In combination with a mask function this data is overwritten by the received ID that has passed the mask.

The identifier of the receive messages should not be changed without being in the initialization phase or setting the receive buffer to redefinition in the RDEF register, because the change of the contents can happen at the same time when the DCAN uses the data for comparison. This can cause inconsistent data stored in this buffer and also the ID-part can be falsified in case of using mask function.

Remarks: 1. The unused parts of the identifier (IDREC1 bit 4 - 0 always and IDREC4 bit 5 - 0 in case of extended frame reception) may be written by the DCAN to "0". They are not released for other use by the CPU.

- 2. RTR_{REC} is the received value of the RTR message bit when this buffer is used together with a mask function.
 - By using the mask function a successfully received identifier overwrites the IDREC0 and IDREC1 registers for standard frame format and the IDREC0 to IDREC4 registers for extended frame format.

For the RTR_{REC} bit exists two modes:

- RTR bit in the MCON register of the dedicated mask is set to "0". In this case
 RTR_{REC} bit will always be written to "0" together with the update of the IDn bits
 (n = 18 to 20) in IDREC1. The received frame type (data or remote) is defined by
 the RTR bit in IDCON of the buffer.
- RTR bit in the MCON register of the dedicated mask is set to "1" (data and remote frames are accepted). In this case the RTR bit in IDCON register has no meaning. The received message type passed the mask is shown in RTR_{RFC} bit.

If a buffer is not dedicated to a mask function (mask 1, mask 2 or global mask) the IDREC0 to IDREC4 registers are only read for comparing. All receive identifiers should be defined to "0" before the application sets up its specific values.

(4) Receive Message Data Part

These memory locations set the receive message data part of the CAN protocol.

DATA0 to DATA7 can be set with a 1-bit or an 8-bit memory manipulation instruction. RESET input sets DATA0 to DATA7 to an undefined value.

Figure 16-30: Receive Data

Symbol	7	6	5	4	3	2	1	0	Address	After Reset	R/W
DATA0									H8xxx	undefined	R/W
DATA1									xxx9H	undefined	R/W
DATA2									xxxAH	undefined	R/W
DATA3									xxxBH	undefined	R/W
DATA4									xxxCH	undefined	R/W
DATA5									xxxDH	undefined	R/W
DATA6									xxxEH	undefined	R/W
DATA7									xxxFH	undefined	R/W

The DCAN stores received data bytes in this memory area. Only those data bytes which are actually received and match with the identifier are stored in the receive buffer memory area.

If the DLC is less than eight, the DCAN will not write additional bytes exceeding the DLC value up to eight. The DCAN stores a maximum of 8 bytes (according to the CAN protocol rules) even when the received DLC is greater than eight.

16.12 Mask Function

Name Address Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 MCON n0H **RTR** n1H Unused MREC0 n2H ID standard part MREC1 n3H ID standard part 0 0 MREC2 n4H ID extended part MREC3 n5H ID extended part MREC4 n6H ID extended part 0 0 0 Unused n7H n8H Unused n9H Unused nAH Unused nBH Unused nCH Unused nDH Unused nEH Unused

Table 16-22: Mask Function

Receive message buffer 0 and buffer 2 can be switched for masked operation with the mask control register (MASKC). In this case the message does not hold message identifier and data of the frame. Instead, it holds identifier and RTR mask information for masked compare operations for the next higher message buffer number. In case the global mask is selected, it keeps mask information for all higher message buffer numbers.

Unused

A mask does not store any information about identifier length. Therefore the same mask can be used for both types of frames (standard and extended) during global mask operation.

All unused bytes can be used by the CPU for application needs.

nFH

(1) Identifier Compare with Mask

The identifier compare with mask provides the possibility to exclude some bits from the comparison process. That means each bit is ignored when the corresponding bit in the mask definition is set to one.

The setup of the mask control register (MASKC) defines which receive buffer is used as a mask and which receive buffer uses which mask for comparison.

The mask does not include any information about the identifier type to be masked. This has to be defined within the dedicated receive buffer. Therefore a global mask can serve for standard receive buffers at the same time as for extended receive buffer.




Figure 16-31: Identifier Compare with Mask

This function implements the so called basic-CAN behaviour.

In this case the type of identifier is fixed to standard or extended by the setup of the IDE bit in the receive buffer. The comparison of the RTR bit can also be masked. It is possible to receive data and remote frames on the same masked receive buffer.

The following information is stored in the receive buffer:

- Identifier (11 or 29 bit as defined by IDE bit)
- Remote bit (RTR_{REC}) if both frames types (data or remote) can be received by this buffer
- · Reserved bits
- Data length code (DLC)
- · Data bytes as defined by DLC

Caution: All writes into the DCAN memory are byte accesses. Unused bits in the same byte will be written zero. Unused bytes will not be written and are free for application use by the CPU.

(2) Mask Identifier Control Register (MCON)

The memory location labelled MCON sets the mask identifier control bit of the CAN protocol.

MCON can be set with a 1-bit or an 8-bit memory manipulation instruction. RESET input sets MCON to an undefined value.

Figure 16-32: Control Bits for Mask Identifier

Symbol	7	6	5	4	3	2	1	0	Address After Reset R/W
MCON	0	0	0	0	0	0	RTR	0	xxx0H undefined R/W

RTR	Remote Transmission Select
0	Check RTR bit of received message Note 1
1	Receive message independent from RTR bit Note 2

- **Notes: 1.** For RTR = 0 the received frame type (data or remote) is defined by the RTR bit in IDCON of the dedicated buffer. In this case RTR_{REC} will always be written to "0" together with the update of the IDn bits (n = 18 to 20) in IDREC1.
 - 2. In case RTR in MCON is set to "1", RTR bit in IDCON of the dedicated receive buffer has no meaning. The received message type passed the mask is shown in the RTR_{REC} bit.

(3) Mask Identifier Definition

These memory locations set the mask identifier definition of the DCAN.

MREC0 to MREC4 can be set with a 1-bit or an 8-bit memory manipulation instruction. RESET input sets MREC0 to MREC4 to an undefined value.

Figure 16-33: Mask Identifier

Symbol	7	6	5	4	3	2	1	0	Address	After Reset	R/W
MREC0	MID28	MID27	MID26	MID25	MID24	MID23	MID22	MID21	xxx2H	undefined	R/W
MREC1	MID20	MID19	MID18	0	0	0	0	0	xxx3H	undefined	R/W
MREC2	MID17	MID16	MID15	MID14	MID13	MID12	MID11	MID10	xxx4H	undefined	R/W
,			-	-	-						
MREC3	MID9	MID8	MID7	MID6	MID5	MID4	MID3	MID2	xxx5H	undefined	R/W
·											
MREC4	MID1	MID0	0	0	0	0	0	0	xxx6H	undefined	R/W

MIDn	Mask Identifier Bit (n = 028)
0	Check IDn bit in IDREC0 through IDREC4 of received message
1	Receive message independent from IDn bit

16.13 Operation of the CAN Controller

16.13.1 CAN control register (CANC)

The operational modes are controlled via the CAN control register CANC. CANC can be set with a 1-bit or an 8-bit memory manipulation instruction. RESET input sets CANC to 01H.

Figure 16-34: CAN Control Register (1/2)

Symbol	7	6	5	<4>	3	<2>	1	<0>	Address	After Reset
CANC	RXF	TXF	0	SOFE	SOFSEL	SLEEP	STOP	INIT	FFB0H	01H
•	R	R	R	R/W	R/W	R/W	R/W	R/W	-	

CANC.5 has always to be written as 0.

INIT	Request status for operational modes
0	Normal operation
1	Initialization mode

The INIT is the request bit to control the DCAN. INIT starts and stops the CAN protocol activities. Due to bus activities disabling the DCAN is not allowed any time. Therefore changing the INIT bit must not have an immediate effect to the CAN protocol activities. Setting the INIT bit is a request only. The INITSTAT bit in the CANES register reflects if the request has been granted. The registers MCNT, SYNC0, SYNC1, and MASKC are write protected while INIT is cleared independently of INITSTAT. Any write to these registers when INIT is set and the initialisation mode is not confirmed by the INITSTAT bit can have unexpected behaviour to the CAN bus.

STOP	Stop Mode Selection
0	Normal sleep operation / Sleep mode is released when a transition on the CAN bus is detected
1	Stop operation / Sleep mode is cancelled only by CPU access. No wake up from CAN bus

SLEEP	Sleep/Stop Request for CAN protocol			
0	Normal operation			
1	CAN protocol goes to sleep or stop mode depending on STOP bit			

Figure 16-34: CAN Control Register (2/2)

The clock supply to the DCAN is switched off during initialization, DCAN Sleep, and DCAN Stop mode. All modes are only accepted while CAN protocol is in idle state, whereby the CRXD pin must be recessive (= high level). A sleep or stop request out of idle state is rejected and the WAKE bit in CANES is set. DCAN Sleep and DCAN Stop mode can be requested in the same manner. The only difference is that the DCAN Stop mode prevents the wake up by CAN bus activity.

Caution: The DCAN Sleep or DCAN Stop mode can not be requested as long as the WAKE bit in CANES is set.

The DCAN Sleep mode is cancelled under following conditions:


- a) CPU clears the SLEEP bit.
- b) Any transition while idle state on CAN bus (STOP = 0).
- c) CPU sets SLEEP, but CAN protocol is active due to bus activity.

The WAKE bit in CANES is set under condition b) and c).

SOFSEL	Start of Frame Output Function Select
0	Last bit of EOF is used to generate the time stamp
1	SOF is used to generate the time stamp

SOFE	Start of Frame Enable					
0	SOFOUT does not change					
1	SOFOUT toggles depending on the selected mode					

Figure 16-35: DCAN Support



The generation of an SOFOUT signal can be used for time measurements and for global time base synchronization of different CAN nodes as a prerequisite for time triggered communication.

Table 16-23: Possible Setup of the SOFOUT Function

SOFSEL	SOFC	SOFE	SOFOUT Function
х	x	0	Time stamp function disabled
0	х	1	Toggles with each EOF
1	0	1	Toggles with each start of frame on the CAN Bus
1	1	1	Toggles with each start of frame on the CAN bus. Clears SOFE bit when DCAN starts to store a message in receive buffer 4

SOFC is located in the synchronization register SYNC1.

RESET and setting of the INIT bit of CANC register clears the SOFOUT to 0.

Table 16-24: Transmission / Reception Flag

Ĭ	TXF	Transmission Flag						
Ĭ	0	No transmission						
Î	1	Transmission active on CAN bus Note						

RXF	Reception Flag				
0	No data on the CAN bus				
1	Reception active on the CAN bus				

The TXF and RXF bits of CANC register show the present status of the DCAN to the bus. If both bits are cleared, the bus is in idle state.

RXF and TXF bits are read-only bits. During initialization mode both bits do not reflect the bus status.

Note: Transmission is active until intermission is completed.

Figure 16-36: Time Stamp Function




Figure 16-37: SOFOUT Toggle Function





Figure 16-38: Global Time System Function



16.13.2 DCAN Error Status Register

This register shows the status of the DCAN.

CANES has to be set with an 8-bit memory manipulation instruction.

RESET input sets CANES to 00H.

The RESET sets the INIT-bit in CANC register, therefore CANES will be read as 08H after RESET release.

Figure 16-39: CAN Error Status Register (1/3)

Symbol	7	6	5	4	3	2	1	0	Address	After Reset
CANES	BOFF	RECS	TECS	0	INITSTATE	VALID	WAKE	OVER	FFB4H	00H
•	R	R	R	R	R	R/W	R/W	R/W		

Remark: BOFF, RECS, TECS and INITSTATE are read only bits.

Caution: Don't use bit operations on this SFR.

The VALID, WAKE and OVER bits have a special behavior during CPU write operations:

- Writing a "0" to them do not change them.
- Writing an "1" clears the associated bit.

This avoids any timing conflicts between CPU access and internal activities. An internal set condition of a bit overrides a CPU clear request at the same time.

BOFF	Bus Off Flag				
0	Transmission error counter ≤ 255				
1	Transmission error counter > 255				

BOFF is cleared after receiving 128 x 11 bits recessive state (Bus idle) or by issuing a hard DCAN reset with the TLRES bit in the MCNTn register Note .

An interrupt is generated when the BOFF bit changes its value.

RECS	Reception error counter status
0	Reception error counter < 96
1	Reception error counter ≥ 96 / Warning level for error passive reached

RECS is updated after each reception.

An interrupt is generated when RECS changes its value.

Note: Issuing TLRES bit may violate the minimum recovery time as defined in ISO-11898.

Figure 16-39: CAN Error Status Register (2/3)

TECS	Transmission error counter status						
0	Transmission error counter < 96						
1	Transmission error counter ≥ 96 / Warning level for error passive reached						

TECS is updated after each reception.

An interrupt is generated when TECS changes its value.

INITSTATE	Operational status of the DCAN
0	CAN is in normal operation
1	CAN is stopped and ready to accept new configuration data

INITSTATE changes with a delay to the INIT bit in CANC register. The delay depends on the current bus activity and the time to set all internal activities to inactive state. This time can be several bit times long. While BOFF bit is set, a request to go into the initialization mode by setting the INIT bit is ignored. In this case the INITSTATE bit will not be set until the Bus-off state is left.

VALID	Valid protocol activity detected
0	No valid message detected by the CAN protocol
1	Error free message reception from CAN bus

This bit shows valid protocol activities independent from the message definitions and the RXONLY bit setting in SYNC1n register. VALID is updated after each reception. The VALID bit will be set at the end of the frame when a complete protocol without errors has been detected.

Cautions: 1. The VALID bit is cleared if CPU writes an "1" to it, or when the INIT bit in CANC register is set.

2. Writing a "0" to the valid bit has no influence.

Figure 16-39: CAN Error Status Register (3/3)

WAKE	Wake up Condition
0	Normal operation
1	Sleep mode has been cancelled or sleep/stop mode request was not granted

This bit is set and an error interrupt is generated under the following circumstances:

- a) A CAN bus activity occurs during DCAN Sleep mode.
- b) Any attempt to set the SLEEP bit in the CAN control register during receive or transmit operation will immediately set the WAKE bit.

The CPU must clear this bit after recognition in order to receive further error interrupts, because the error interrupt line is kept active as long as this bit is set.

Cautions: 1. The WAKE bit is cleared to "0" if CPU writes an "1" to it, or when the INIT bit in CANC register is set.

2. Writing a "0" to the WAKE bit has no influence.

OVER	Overrun Condition				
0	Normal operation				
1	Overrun occurred during access to RAM				

The overrun condition is set whenever the CAN can not perform all RAM accesses that are necessary for comparing and storing received data or fetching transmitted data. Typically, the overrun condition is encountered when the frequency for the macro is too low compared to the programmed baud rate. An error interrupt is generated at the same time.

The DCAN interface will work properly (i. e. no overrun condition will occur) with the following settings: The DCAN clock as defined with the PRM bits in the BRPRS register is set to a minimum of 16 times of the CAN baudrate **and** the selected CPU clock (defined in the PCC register) is set to a minimum of 16 times of the baudrate.

Possible reasons for an overrun condition are:

- Too many messages are defined.
- DMA access to RAM area is too slow compared to the CAN Baudrate.

The possible reactions of the DCAN differ depending on the situation, when the overrun occurs.

Table 16-25: Possible Reactions of the DCAN

Overrun Situation	When detected	DCAN Behavior
Cannot get transmit data.	Next data byte request from protocol. Immediate during the frame.	The frame itself conforms to the CAN specification, but its content is faulty. Corrupted data or ID in the frame. TXRQx bit $(x = 0, 1)$ is not cleared. DCAN will retransmit the correct frame after synchronization to the bus.
Cannot store receive data.	Data storage is ongoing during the six bit of the next frame.	Data in RAM is inconsistent. No receive flags. DN and MUC bit may be set in message.
Cannot get data for ID comparison		Message is not received and its data is lost.

16.13.3 CAN Transmit Error Counter

This register shows the transmit error counter.

TEC register can be read with an 8-bit memory manipulation instruction.

RESET input sets TEC to 00H.

Figure 16-40: Transmit Error Counter

Symbol	7	6	5	4	3	2	1	0	Address	After Reset
TEC	TEC7	TEC6	TEC5	TEC4	TEC3	TEC2	TEC1	TEC0	FFB5H	00H
•	R	R	R	R	R	R	R	R	•	

The transmit error counter reflects the status of the error counter for transmission errors as it is defined in the CAN protocol according ISO 11898.


16.13.4 CAN Receive Error Counter

This register shows the receive error counter.

REC can be read with an 8-bit memory manipulation instruction.

RESET input sets REC to 00H.

Figure 16-41: Receive Error Counter



The receive error counter reflects the status of the error counter for reception errors as it is defined in the CAN protocol according ISO 11898.


16.13.5 Message Count Register

This register sets the number of receive message buffers and allocates the RAM area of the receive message buffers, which are handled by the DCAN-module.

MCNT can be read with an 8-bit memory manipulation instruction.

RESET input sets MCNT to C0H.

Figure 16-42: Message Count Register (MCNT) (1/2)



This register is readable at any time.

Write is only permitted when the CAN is in initialization mode.

MCNT4	MCNT3	MCNT2	MCNT1	MCNT0	Receive Message Count
0	0	0	0	0	Setting prohibited
0	0	0	0	1	1 receive buffer
0	0	0	1	0	2 receive buffer
0	0	0	1	1	3 receive buffer
0	0	1	0	0	4 receive buffer
0	0	1	0	1	5 receive buffer
0	0	1	1	0	6 receive buffer
0	0	1	1	1	7 receive buffer
0	1	0	0	0	8 receive buffer
0	1	0	0	1	9 receive buffer
0	1	0	1	0	10 receive buffer
0	1	0	1	1	11 receive buffer
0	1	1	0	0	12 receive buffer
0	1	1	0	1	13 receive buffer
0	1	1	1	0	14 receive buffer
0	1	1	1	1	15 receive buffer
1	0	0	0	0	16 receive buffer
1	х	х	х	х	Setting prohibited, will be automatically changed to 16

Figure 16-42: Message Count Register (MCNT) (2/2)

TLRES	Reset function for CAN Protocol Machine
0	No Reset is issued
1	Reset of CAN protocol machine is issued if DCAN is in bus off state, DCAN will enter INIT state (CANC.0 = 1 && CANES.3 = 1)

Cautions: 1. Issuing TLRES bit may violate the minimum recovery time as defined in ISO-11898.

2. If no receive buffer is desired, define one receive buffer and disable this buffer with the REDEF function.

CADD1	CADD0	DCAN Address definition
0	0	
0	1	Setting prohibited
1	0	
1	1	F600H to F7DFH (reset value)

16.14 Baudrate Generation

(1) Bit Rate Prescaler Register

This register sets the clock for the DCAN (internal DCAN clock) and the number of clocks per time quantum (TQ).

BRPRS can be set with an 8-bit memory manipulation instruction. RESET input sets BRPRS to 3FH.

Figure 16-43: Bit Rate Prescaler (1/2)

Symbol	7	6	5	4	3	2	1	0	Address	After Reset
BRPRS	PRM1	PRM0	BRPRS5	BRPRS4	BRPRS3	BRPRS2	BRPRS1	BRPRS0	FFB8H	3FH
•	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		

The PRMn (n = 0, 1) bits define the clock source for the DCAN operation.

The PRM selector defines the input clock to the DCAN Macro and influences therefore all DCAN activities.

Writing to the BRPRS register is only allowed during initialization mode. Any write to this register when INIT bit is set in CANC register and the initialization mode is not confirmed by the INITSTATE bit of CANES register can cause unexpected behaviour to the CAN bus.

PRM1	PRM0	Input Clock Selector for DCAN Clock
0	0	f _X is input for DCAN
0	1	$f_X/2$ is input for DCAN
1	0	$f_X/4$ is input for DCAN
1	1	CCLK is input for DCAN

The BRPRSn bits (n = 0 to 5) define the number of DCAN clocks applied for one TQ. For BRPRSn (n = 0 to 5) two modes are available depending on the TLMODE bit in the SYNC1 register.

Figure 16-43: Bit Rate Prescaler (2/2)

Setting of BRPRSn (n = 5 to 0) for TLMODE = 0:

BRPRS5	BRPRS4	BRPRS3	BRPRS2	BRPRS1	BRPRS0	Bit Rate Prescaler Note
0	0	0	0	0	0	2
0	0	0	0	0	1	4
0	0	0	0	1	0	6
0	0	0	0	1	1	8
						2 x BRPRSn[5-0] + 2
1	1	1	0	1	0	118
1	1	1	0	1	1	120
1	1	1	1	0	0	122
1	1	1	1	0	1	124
1	1	1	1	1	0	126
1	1	1	1	1	1	128

Note: The bit rate prescaler value represents the DCAN clocks per TQ.

Setting of BRPRSn (n = 7 to 0) for TLMODE = 1:

BRPRS7	BRPRS6	BRPRS5	BRPRS4	BRPRS3	BRPRS2	BRPRS1	BRPRS0	Bit Rate Prescaler
0	0	0	0	0	0	0	0	₁ Note
0	0	0	0	0	0	0	1	2
0	0	0	0	0	0	1	0	3
0	0	0	0	0	0	1	1	4
								BRPRSn[7-0] +1
1	1	1	1	1	0	1	0	123
1	1	1	1	1	0	1	1	124
1	1	1	1	1	1	0	0	125
1	1	1	1	1	1	0	1	126
1	1	1	1	1	1	1	0	127
1	1	1	1	1	1	1	1	128

Note: When using this setting the user needs to assure that phase segment 2 consists of at least 3 TQ. Phase segment 2 is given by the difference of DBT - SPT each measured in units of TQ.

BRPRS7 and BRPRS6 are located in the MASKC register.

(2) Synchronization Control Registers 0 and 1

These registers define the CAN bit timing. They define the length of one data bit on the CAN bus, the position of the sample point during the bit timing, and the synchronization jump width. The range of resynchronization can be adapted to different CAN bus speeds or network characteristics. Additionally, some modes related to the baud rate can be selected in SYNC1 register.

SYNC0 and SYNC1 can be read or written with an 8-bit memory manipulation instruction.

RESET input sets SYNC0 to 18H.

RESET input sets SYNC1 to 0EH.

Figure 16-44: Synchronization Control Registers 0 and 1 (1/2)

Symbol	7	6	5	4	3	2	1	0	Address	After Reset	R/W
SYNC0	SPT2	SPT1	SPT0	DBT4	DBT3	DBT2	DBT1	DBT0	FFB9H	18H	R/W
•									-		
Symbol	7	6	5	4	3	2	1	0	Address	After Reset	R/W
SYNC1	TLMODE	SOFC	SAMP	RXONLY	SJW1	SJW0	SPT4	SPT3	FFBAH	0EH	R/W

The length of a data bit time is programmable via DBT[4-0].

DBT4	DBT3	DBT2	DBT1	DBT0	Data Bit Time
	Oth	Setting prohibited			
0	0	1	1	1	8 x TQ
0	1	0	0	0	9 x TQ
0	1	0	0	1	10 x TQ
0	1	0	1	0	11 x TQ
0	1	0	1	1	12 x TQ
0	1	1	0	0	13 x TQ
0	1	1	0	1	14 x TQ
0	1	1	1	0	15 x TQ
0	1	1	1	1	16 x TQ
1	0	0	0	0	17 x TQ
1	0	0	0	1	18 x TQ
1	0	0	1	0	19 x TQ
1	0	0	1	1	20 x TQ
1	0	1	0	0	21 x TQ
1	0	1	0	1	22 x TQ
1	0	1	1	0	23 x TQ
1	0	1	1	1	24 x TQ
1	1	0	0	0	25 x TQ
	Othe	Setting prohibited			

Figure 16-44: Synchronization Control Registers 0 and 1 (2/2)

The position of the sample point within the bit timing is defined by SPT0n through SPT4n.

SPT4	SPT3	SPT2	SPT1	SPT0	Sample Point Position
	Other than under				Setting prohibited
0	0	0	0	1	2 x TQ
0	0	0	1	0	3 x TQ
0	0	0	1	1	4 x TQ
0	0	1	0	0	5 x TQ
0	0	1	0	1	6 x TQ
0	0	1	1	0	7 x TQ
0	0	1	1	1	8 x TQ
0	1	0	0	0	9 x TQ
0	1	0	0	1	10 x TQ
0	1	0	1	0	11 x TQ
0	1	0	1	1	12 x TQ
0	1	1	0	0	13 x TQ
0	1	1	0	1	14 x TQ
0	1	1	1	0	15 x TQ
0	1	1	1	1	16 x TQ
1	0	0	0	0	17 x TQ
	Other than above				Setting prohibited

TLMODE	Resolution of Bit Rate Prescaler
0	1 unit of BRPRS[5-0] in BRPRS register equals 2 DCAN clocks, BRPRS[7-6] in MASKC register are disabled (compatible to older macro versions)
1	1 unit of BRPRS[7-0] in BRPRS and MASKC register equals 2 DCAN clocks, BRPRS[7-6] in MASKC register are enabled Note

Note: The user needs to assure that phase segment 2 (TSEG2) consists of at least 3 TQ when using this setting. Phase segment 2 is given by the difference of DBT - SPT each measured in units of TQ.

SJW0 and SJW1 define the synchronization jump width as specified in ISO 11898.

SJW1	SJW0	Synchronisation Jump Width
0	0	1 x TQ
0	1	2 x TQ
1	0	3 x TQ
1	1	4 x TQ

Limits on defining the bit timing

The sample point position needs to be programmed between $3TQ^{\text{Note}}$ and 17TQ, which equals a register value of $2 \le \text{SPTxn} \le 16$ (n = 0, 1; x = 4 to 0).

The number of TQ per bit is restricted to the range from 8TQ to 25TQ, which equals a register value of $7 \le DBTxn \le 24$ (n = 0, 1; x = 4 to 0).

The length of phase segment 2 (TSEG2) in TQ is given by the difference of TQ per bit (DBTxn) and the sample point position (SPTxn). Converted to register values the following condition applies:

$$2 \le DBTxn - SPTxn \le 8$$
 (n = 0, 1; x = 4 to 0).

The number of TQ allocated for soft synchronization must not exceed the number of TQ for phase segment 2, but SJWyn may have as many TQ as phase segment 2:

SJWyn
$$\leq$$
 DBTxn - **SPTxn** - **1** (n = 0, 1; x = 4 to 0; y = 0, 1).

Note: Sample point positions of 3 TQ or 4 TQ are for test purposes only. For the minimum number of TQ per bit time, 8TQ, the minimum sample point position is 5 TQ.

Example:

System clock: fx 8 MHz
CAN parameter: Baud rate 500 kBaud
Sample Point 75%
SJW 25%

At first, calculate the overall prescaler value:

$$\frac{f_X}{Baudrate} = \frac{8 \ MHz}{500 \ KBaud} = 16$$

16 can be split as 1 \times 16 or 2 \times 8. Other factors can not be mapped to the registers. Only 8 and 16 are valid values for TQ per bit. Therefore the overall prescaler value realized by BRPRSn is 2 or 1 respectively.

With TLMODE = 0 the following register settings apply:

Register value	Description	Bit fields
BRPRSn = 00h	Clock selector = fx	PRMn = 00b
		BRPRSx = 000000b
SYNC0n = A7h	CAN Bit in TQ = 8	DBTx = 00111b
	7 < (fx/Baudrate/bit rate prescaler) < 25]	
SYNC1n = 0zzz0100b	sample point 75% = 6 TQ	SPTx = 00101b
	SJW 25% = 2 TQ	SJWy = 01b
	1 TQ equals 2 clocks & BRPRS6, 7 are disabled	TLMODE = 0
	z depends on the setting of: - Number of sampling points - Receive only function - Use of time stamp or global time system	

With TLMODE = 1 the following register settings apply:

Register values	Description	Bit fields
BRPRSn = 00h	Clock selector = fx	PRMn = 00b
MASKCn = 00xx xxxxb		BRPRSn = 0000 0000b
SYNC0n = 6Fh	CAN Bit in TQ = 16	DBTn = 01111b
	7 < (fx/Baudrate/bit rate prescaler) < 25]	
SYNC1n = 1zzz 1101b	sample point 75% = 12 TQ:	SPTn = 01011b
	SJW 25% = 4 TQ	SJWn = 11b
	1 TQ equals 1 clock, BRPRS 6, 7 are enabled	TLMODE = 1
	z depends on the setting of: - Number of sampling points - Receive only function - Use of time stamp or global time system	

The receive-only mode can be used for baudrate detection. Different baudrate configurations can be tested without disturbing other CAN nodes on the bus.

RXONLY	Receive Only Operation
0	Normal operation
1	Only receive operation, CAN does not activate transmit line

Differences to CAN protocol in the receive-only mode:

- The mode never sends an acknowledge, error frames or transmit messages.
- The error counters do not count.

The VALID bit in CANES reports if the DCAN interface receives any valid message.

SAMP defines the number of sample points per bit as specified in the ISO-11898.

SAMP	Bit Sampling
0	Sample receive data one time at receive point
1	Sample receive data three times and take majority decision at sample point

SOFC works in conjunction with the SOFE and SOFSEL bits in the CAN Control Register CANC. For detailed information please refer to the bit description of that SFR register and the time function mode.

SOFC	Start of Frame Control
0	SOFE bit is independent from CAN bus activities
1	SOFE bit will be cleared when a message for receive message 4 is received and SOF mode is selected

Caution: CPU can read SYNC0/SYNC1 register at any time. Writing to the SYNC0/SYNC1 registers is only allowed during initialization mode. Any write to this register when INIT is set and the initialization mode is not confirmed by the INITSTATE bit can have unexpected behavior to the CAN bus.

16.15 Function Control

16.15.1 Transmit Control

(1) Transmit control register

This register controls the transmission of the DCAN-module. The transmit control register (TCR) provides complete control over the two transmit buffers and their status. It is possible to request and abort transmission of both buffers independently.

TCR can be set with a an 8-bit memory manipulation instruction. RESET input sets TCR to 00H.

Figure 16-45: Transmit Control Register (1/2)

Symbol	7	6	5	4	3	2	1	0	Address	After Reset
TCR	TXP	0	TXC1	TXC0	TXA1	TXA0	TXRQ1	TXRQ0	FFB1H	00H
•	R/W	R	R	R	R/W	R/W	R/W	R/W		

Caution: Don't use bit operations on this register. Also logical operations (read-modify-write) via software may lead to unexpected transmissions. Initiating a transmit request for buffer 1 while TXRQ0 is already set, is simply achieved by writing 02H or 82H. The status of the bits for buffer 0 is not affected by this write operation.

TXP	Transmission Priority
0	Buffer 0 has priority over buffer 1
1	Buffer 1 has priority over buffer 0

The user defines which buffer has to be send first in the case of both request bits are set. If only one buffer is requested by the TXRQn bits (n = 0, 1) bits, TXP bit has no influence.

TXCn (n = 0, 1) shows the status of the first transmission. It is updated when TXRQn (n = 0, 1) is cleared.

TXAn	Transmission Abort Flag
0	Write: normal operation
	Read: no abort pending
1	Write: aborts current transmission request for this buffer n
'	Read: abort is pending

TXCn	Transmission Complete Flag
0	Transmit was aborted / no data sent
1	Transmit was complete / abort had no effect

The TXAn bits (n = 0, 1) allow to free a transmit buffer with a pending transmit request. Setting the TXAn bit (n = 0, 1) by the CPU requests the DCAN to empty its buffer by clearing the respective TXRQn bit (n = 0, 1).

Figure 16-45: Transmit Control Register (2/2)

The TXAn bits (n = 0, 1) have a dual function:

- 1. The CPU can request an abort by writing a "1" into the bit.
- 2. The DCAN signals whether such an request is still pending. The bit is cleared at the same time when the TXRQn bit (n = 0, 1) is cleared.

The abort process does not affect any rules of the CAN protocol. A frame already started will continue to its end.

An abort operation can cause different results dependent on the time it is issued.

- d) When an abort request is recognized by the DCAN before the start of the arbitration for transmit, the TXCn bit (n = 0, 1) is reset showing that the buffer was not send to other nodes.
- e) When the abort request is recognized during the arbitration and the arbitration is lost afterwards, the TXCn bit (n = 0, 1) is reset showing that the buffer was not send to other nodes.
- f) When the abort request is recognized during frame transmission and the transmission ends with an error afterwards, the TXCn bit (n = 0, 1) is reset showing that the buffer was not send to other nodes
- g) When the abort request is recognized during the frame transmission and transmission ends without error. The TXCn bit (n = 0, 1) is set showing a successful transfer of the data. I.e the abort request was not issued.

In all cases the TXRQn bit and the TXAn bit (n = 0, 1) bit will be cleared at the end of the abort operation, when the transmit buffer is available again.

Cautions: 1. The bits are cleared when the INIT bit in CANC register is set.

- 2. Writing a 0 to TXAn (n = 0, 1) bit has no influence
- 3. Do not perform read-modify-write operations on TCR.

The TXCn bit (n = 0, 1) are updated at the end of every frame transmission or abort.

TXRQn	Transmission Request Flag
0	Write: no influence
0	Read: transmit buffer is free
1	Write: request transmission for buffer n
'	Read: transmit buffer is occupied by former transmit request

The transmit request bits are checked by the DCAN immediately before the frame is started. The order in which the TXRQn bit (n = 0, 1) will be set does not matter as long as the first requested frame is not started on the bus.

The TXRQn bit (n = 0, 1) have dual function:

- 1. Request the transmission of a transmit buffer.
- 2. Inform the CPU whether a buffer is available or if it is still occupied by a former transmit request.

Setting the transmission request bit requests the DCAN to sent the buffer contents onto the bus. The DCAN clears the bit after completion of the transmission. Completion is either a normal transfer without error or an abort request.

An error during the transmission does not influence the transmit request status. The DCAN will automatically retry the transfer.

Cautions: 1. The bits are cleared when the INIT bit in CANC is set. A transmission already started will be finished but not retransmitted in case of an error.

- 2. Writing a 0 to TXRQ0 bit has no influence.
- 3. Do not use bit operations on this register.
- 4. Do not change data in transmit buffer when the corresponding TXRQ bit is set.

16.15.2 Receive Control

The receive message register mirrors the current status of the first 8 receive buffers. Each buffer has one status bit in this register. This bit is always set when a new message is completely stored out of the shadow buffer into the associated buffer. The CPU can easily find the last received message during receive interrupt handling. The bits in this register always correspond to the DN bit in the data buffers. They are cleared when the CPU clears the DN bit in the data buffer. The register itself is read only.

(1) Receive message register

This register shows receptions of messages of the DCAN-module. More than one bit set is possible.

RMES can be read with a 1-bit or an 8-bit memory manipulation instruction. RESET input sets RMES to 00H.

Figure 16-46: Receive Message Register

Symbol	7	6	5	4	3	2	1	0	Address	After Reset
RMES	DN7	DN6	DN5	DN4	DN3	DN2	DN1	DN0	FFB2H	00H
•	R	R	R	R	R	R	R	R	•	

This register is read only and it is cleared when the INIT bit in CANC register is set.

DN	Data New Bit for Message n (n = 07)
0	No message received on message n or CPU has cleared DN bit in message n
1	Data received in message n that was not acknowledged by the CPU

DN0 bit has no meaning when receive buffer 0 is configured for mask operation in the mask control register.

DN2 bit has no meaning when receive buffer 2 is configured for mask operation in the mask control register.

16.15.3 Mask Control

The mask control register defines whether the DCAN compares all identifier bits or if some bits are not used for comparison. This functionality is provided by the use of the mask information. The mask information defines for each bit of the identifier whether it is used for comparison or not. The DCAN uses a receive buffer for this information, when it is enabled by the mask control register. In this case this buffer is not used for normal message storage. Unused bytes can be used for application needs.

(1) Mask control register

This register controls the mask function applied to any received message.

 $\underline{\mathsf{MASKC}}$ can be written with an 8-bit memory manipulation instruction. $\overline{\mathsf{RESET}}$ input sets MASKC to 00H.

Figure 16-47: Mask Control Register (1/2)

Symbol	7 ^{Note}	6 ^{Note}	5	4	3	2	1	0	Address	After Reset
MASKC	BRPRS7	BRPRS6	SSHT	AL	0	GLOBAL	MSK1	MSK0	FFBBH	00H
	R/W	R/W	R/W	R/W	R	R/W	R/W	R/W		

Note: BRPRS[7 - 6] are only enable if TLMODE is set to 1.

Caution: This register is readable at any time. Writing to the MASKC register is only allowed during initialization mode. Any write to this register when INIT bit is set and the initialization mode is not confirmed by the INITSTATE bit can have unexpected behavior to the CAN bus.

MSK0	Mask 0 Enable			
0	Receive buffer 0 and 1 in normal operation			
1	Receive buffer 0 is mask for buffer 1			

MSK1	Mask 1 Enable			
0	Receive buffer 2 and 3 in normal operation			
1	Receive buffer 2 is mask for buffer 3			

GLOBA	Enable Global Mask			
0	lormal operation			
1	Highest defined mask is active for all following buffers			

Figure 16-47: Mask Control Register (2/2)

SSHT	AL	Function	
0	Х	Single shot mode disabled	
1	0	Single shot mode enabled; no re-transmission when an error occurs. Transmit message will not be queued for a second transmit request when the arbitration was lost	
1	1	Single shot mode enabled; no re-transmission when an error occurs. Transmit message will be queued for a second transmit request when the arbitration was lost.	

BRPRS7	BRPRS6	Prescaler values
0	0	Selects 0 - 64 DCAN clocks per time quanta
0	1	Selects 65 - 128 DCAN clocks per time quanta
1	0	Selects 129 - 192 DCAN clocks per time quanta
1	1	Selects 193 - 256 DCAN clocks per time quanta

The following table shows which compare takes place for the different receive buffers. The ID in this table always represents the ID stored in the mentioned receive buffer. The table also shows which buffers are used to provide the mask information and therefore do not receive messages. A global mask can be used for standard and extended frames at the same time. The frame type is only controlled by the IDE bit of the receiving buffer.

Table 16-26: Mask Operation Buffers

GLOBAL	_ MSK1 MSK0	MSK0		Operation				
GLOBAL	JEODAL INSKT INSKU		0	1	2	3	4-15	Operation
Х	0	0	Compare ID	Compare ID	Compare ID	Compare ID	Compare ID	Normal
0	0	1	Mask0	Compare ID & mask0	Compare ID	Compare ID	Compare ID	One mask
0	1	0	Compare ID	Compare ID	Mask1	Compare ID & mask1	Compare ID	One mask
0	1	1	Mask0	Compare ID & mask0	Mask1	Compare ID & mask1	Compare ID	Two masks
1	0	1	Mask0	Compare ID & mask0	Compare ID & mask0	Compare ID	& mask0	Global mask
1	1	0	Compare ID	Compare ID	Mask1	Compare ID	& mask1	Two normal, rest global mask
1	1	1	Mask0	Compare ID & mask0	Mask1	Compare ID	& mask1	One mask, rest global mask

Priority of receive buffers during compare

It is possible that more than one receive buffer is configured to receive a particular message. For this case an arbitrary rule for the storage of the message into one of several matching receive buffers becomes effective. The priority of a receive buffers depends on its type defined by the setup of the mask register in first place and its number in second place.

The rules for priority are:

- All non-masked receive buffers have a higher priority than the masked receive buffer.
- Lower numbered receive buffers have higher priority.

Examples:

- 1. All RX buffers are enabled to receive the same standard identifier 0x7FFH. Result: the message with identifier 0x7FFH is stored in RX0.
- 2. In difference to the previous set up, the mask option is set for RX2. Again the message 0x7FFH is stored in buffer in RX0.
- 3. If additionally RX0 is configured as a mask, the message will be stored in RX4.

16.15.4 Special Functions

(1) Redefinition control register

This register controls the redefinition of an identifier of a received buffer.

REDEF can be written with an 1-bit or an 8-bit memory manipulation instruction. RESET input sets REDEF to 00H.

Figure 16-48: Redefinition Control Register (1/2)

Symbol	<7>	6	5	4	3	2	1	0	Address	After Reset
REDEF	DEF	0	0	0	SEL3	SEL2	SEL1	SEL0	FFB3H	00H
•	R/W	R	R	R	R/W	R/W	R/W	R/W		

The redefinition register provides a way to change identifiers and other control information for one receive buffer, without disturbing the operation of the other buffers.

DEF	Redefine Permission Bit			
0	Normal operation			
1	Receive operation for selected message is disabled. CPU can change definition data for this message.			

This bit is cleared when INIT bit in CANC is set.

Figure 16-48: Redefinition Control Register (2/2)

SEL3	SEL2	SEL1	SEL0	Buffer selection (n =015)
0	0	0	0	Buffer 0 is selected for redefinition
0	0	0	1	Buffer 1 is selected for redefinition
0	0	1	0	Buffer 2 is selected for redefinition
0	0	1	1	Buffer 3 is selected for redefinition
0	1	0	0	Buffer 4 is selected for redefinition
0	1	0	1	Buffer 5 is selected for redefinition
0	1	1	0	Buffer 6 is selected for redefinition
0	1	1	1	Buffer 7 is selected for redefinition
1	0	0	0	Buffer 8 is selected for redefinition
1	0	0	1	Buffer 9 is selected for redefinition
1	0	1	0	Buffer 10 is selected for redefinition
1	0	1	1	Buffer 11 is selected for redefinition
1	1	0	0	Buffer 12 is selected for redefinition
1	1	0	Buffer 13 is selected for redefinition	
1	1	1	0 Buffer 14 is selected for redefinition	
1	1	1	1	Buffer 15 is selected for redefinition
	Other tha	an above		Setting prohibited

Cautions: 1. Keep special programming sequence. Failing to do so can cause inconsistent data or loss of receive data.

- 2. Do not change DEF bit and SEL bit at the same time. Change SEL bit only when DEF bit is cleared.
- 3. Write first SEL with DEF cleared. Write than SEL with DEF, or use bit manipulation instruction. Only clear DEF bit by keeping SEL or use bit manipulation instruction.

Setting the redefinition bit removes the selected receive buffer from the list of possible ID hits during identifier comparisons.

Setting the DEF bit will not have immediate effect, if DCAN is preparing to store or is already in progress of storing a received message into the particular buffer. In this case the redefinition request is ignored for the currently processed message.

The application should monitor the DN flag before requesting the redefinition state for a particular buffer. A DN flag set indicates a new message that arrived or a new message that is in progress of being stored to that buffer. The application should be prepared to receive a message immediately after redefinition state was set. The user can identify this situation because the data new bit (DN) in the receive buffer will be set. This is of special importance if it is used together with a mask function because in this case the DCAN also writes the identifier part of the message to the receive buffer. Then the application needs to re-write the configuration of the message buffer.

16.16 Interrupt Information

16.16.1 Interrupt Vectors

The DCAN peripheral supports four interrupt sources as shown in the following table.

Table 16-27: Interrupt Sources

Function	Source	Interrupt Flag	
Error	Error counter Overrun error Wake up	CEIF	
Receive	Received frame is valid	CRIF	
Transmit buffer 0	TXRQ0 is cleared	CTIF0	
Transmit buffer 1	TXRQ1 is cleared	CTIF1	

16.16.2 Transmit Interrupt

The transmit interrupt is generated when all following conditions are fulfilled:

- The transmit interrupt 0 is generated when TXRQ0 bit is cleared.
- The transmit interrupt 1 is generated when TXRQ1 bit is cleared.

Clearing of these bits releases the buffer for writing a new message into it. This event can occur due to a successful transmission or due to an abort of a transmission. Only the DCAN can clear this bit. The CPU can only request to clear the TXRQn bit by setting the ABORTn bit (n = 0, 1).

16.16.3 Receive Interrupt

The receive interrupt is generated when all of the following conditions are fulfilled:

- CAN protocol part marks received frame valid.
- The received frame passes the acceptance filter. In other words, a message buffer with an identifier/mask combination fits to the received frame.
- The memory access engine successfully stored data in the message buffer.
- The message buffer is marked for interrupt generation with ENI bit set.

The memory access engine can delay the interrupt up to the 7th bit of the next frame because of its compare and store operations.

16.16.4 Error Interrupt

The error interrupt is generated when any of the following conditions are fulfilled:

- Transmission error counter (BOFF) changes its state.
- Transmission error counter status (TECS) changes its state.
- Reception error counter status (RECS) changes its state.
- Overrun during RAM access (OVER) becomes active.
- The wake-up condition (WAKE) becomes active.

The wake-up condition activates an internal signal to the interrupt controller. In order to receive further error interrupts generated by other conditions, the CPU needs to clear the WAKE bit in CANES register every time a wake-up condition was recognized.

No further interrupt can be detected by the CPU as long as the WAKE bit is set.

16.17 Influence of the standby Function of the CAN Controller

16.17.1 CPU Halt Mode

The CPU halt mode is possible in conjunction with DCAN Sleep mode.

16.17.2 CPU Stop Mode

The DCAN stops any activity when its clock supply stops due to a CPU Stop mode issued. This may cause an erroneous behaviour on the CAN bus. Entering the CPU Stop Mode is not allowed when the DCAN is in normal mode, i.e. online to the CAN bus.

The DCAN will reach an overrun condition, when it receives clock supply again.

CPU Stop mode is possible when the DCAN was set to initialization state, sleep mode or stop mode beforehand. Note that the CPU will not be started again if the DCAN Stop mode was entered previously.

16.17.3 DCAN Sleep Mode

The DCAN Sleep mode is intended to lower the power consumption during phases where no communication is required.

The CPU requests the DCAN Sleep mode. The DCAN will signal with the WAKE bit, if the request was granted or if it is not possible to enter the sleep mode due to ongoing bus activities.

After a successful switch to the DCAN Sleep mode, the CPU can safely go into halt, watch or stop mode. However, the application needs to be prepared that the DCAN cancels the sleep mode any time due to bus activities. If the wake-up interrupt is serviced, the CPU Stop mode has not to be issued. Otherwise the CPU will not be released from CPU Stop mode even when there is ongoing bus activity. The wake-up is independent from the clock. The release time for the CPU Stop mode of the device is of

no concern because the DCAN synchronizes again to the CAN bus after clock supply has started.

The following example sketches the general approach on how to enter the DCAN Sleep mode. Note that the function may not return for infinite time when the CAN bus is busy. The user may apply time out controls to avoid excessive run-times.

Code example:

The following code example assures a safe transition into CPU Stop mode for all timing scenarios of a suddenly occurring bus activity. The code prevents that the CPU gets stuck with its oscillator stopped despite CAN bus activity.

Code example:

```
//any application code
. . . . . . . .
DCAN_Sleep_Mode;
                              //request and enter DCAN sleep mode
                               //any application code
DI();
                               //disable interrupts
NOP: Note
NOP;
if (wakeup_interrupt_occurred == FALSE)
                               // the variable wakeup_interrupt occurred
                               // needs to be initialized at system reset
                              // and it needs to be set TRUE when servicing
                              // the wake-up interrupt.
       CPU_STOP;
                             //enter CPU Stop mode
NOP: Note
NOP:
NOP;
EI();
                               // enable interrupts
                               // resume with application code
```

Note: The interrupt acknowledge needs some clock cycles (depends on host core). In order to prevent that the variable wakeup_interrupt_occurred is already read before DI(); becomes effective some NOP-instruction have to be inserted. As well the number of NOP-instructions after the CPU Stop instruction is dependent on the host core. The given example is tailored for 78K0.

16.17.4 DCAN Stop Mode

The CPU requests this mode from DCAN. The procedure equals the request for DCAN Sleep mode. The DCAN will signal with the WAKE bit, if the request was granted or if it is not possible to enter the DCAN Stop mode due to ongoing bus activities.

After a successful switch to the DCAN Stop mode, the CPU can safely go into halt, watch or stop mode without any precautions. The DCAN can only be woken up by the CPU. Therefore the CPU needs to clear the SLEEP bit in the CANC register.


This mode reduces the power consumption of the DCAN to a minimum.

Code example:

16.18 Functional Description by Flowcharts

16.18.1 Initialization

Figure 16-49: Initialization Flow Chart



16.18.2 Transmit Preparation

Transmit

TXRQn

= 1

Wait or Abort or Try other Buffer

Write data

Select Priority
TXP


Set
TXRQn = 1

End Transmit

Figure 16-50: Transmit Preparation


16.18.3 Abort Transmit

Figure 16-51: Transmit Abort



16.18.4 Handling by the DCAN

Figure 16-52: Handling of Semaphore Bits by DCAN-Module



16.18.5 Receive Event Oriented

Receive Interrupt scans RMES or DN bits to find message Uses CLR1 Command Clear DN bit No read or process data Data was changed by CAN during the processing DN = 0AND MUC = 0Yes Clear Interrupt **End Receive** interrupt

Figure 16-53: Receive with Interrupt, Software Flow

16.18.6 Receive Task Oriented

Receive Polled

Uses CLR1 command

No

Read or process data

Data was changed by CAN during the processing

Yes

End Receive Polled

Figure 16-54: Receive, Software Polling

Chapter 17 LCD Controller / Driver

17.1 LCD Controller/Driver Functions

The functions of the LCD controller/driver incorporated in the µPD780828A Subseries are listed below.

- (1) Automatic output of segment signals and common signals is possible by automatic reading of the display data memory.
- (2) Display mode
 - 1/4 duty (1/3 bias)
- (3) Any of four frame frequencies can be selected in each display mode.
- (4) Maximum of 28 segment signal outputs (S0 to S27); 4 common signal outputs (COM0 to COM3). All segment outputs can be switched to input/output ports. P47/S0 to P40/S7 is byte-wise switchable. P87/S8 to P80/S15, P97/S16 to P90/S23 and P37/S24 to P34/S27 are bitwise switchable.

The maximum number of displayable pixels is shown in Table 17-1.

Table 17-1: Maximum Number of Display Pixels

Bias Method	Time Division	Common Signals Used	Maximum Number of Display Pixels		
1/3	4	COM0 to COM3	112 (28 segments x 4 commons)		

17.2 LCD Controller/Driver Configuration

The LCD controller/driver consists of the following hardware.

Table 17-2: LCD Controller/Driver Configuration

Item	Configuration
	Segment signals: 28
Display outputs	Segment signal with alternate function: 28
	Common signals: 4 (COM0 to COM3)
Control registers	LCD display mode register (LCDM)
Control registers	LCD display control register (LCDC)

Internal bus LCD display control register (LCDC) Display data memory LCD display mode register (LCDM) (FA67H 7 6 5 4 3 2 1 0 FA64H 76543210 FA68H 76543210 LIPS Port function register (PFn) (n = 3, 4, 8, 9) LCD clock selector 3 2 1 0 selector 3 2 1 0 selector 3 2 1 0 selector Timing controller Segment selector Common driver _CD driver voltage controller S27/P34 COM0 COM1 COM2 COM3 S0/P47 S23/P90 S24/P37

Figure 17-1: LCD Controller/Driver Block Diagram

Remark: Segment driver

Prescaler

| flcd/2 |

Figure 17-2: LCD Clock Select Circuit Block Diagram

Remarks: 1. LCDCL: LCD clock

2. f_{LCD}: LCD clock frequency

17.3 LCD Controller/Driver Control Registers

The LCD controller/driver is controlled by the following two registers.

- LCD display mode register (LCDM)
- LCD display control register (LCDC)

(1) LCD display mode register (LCDM)

This register enables/disables the LCD and selects the LCD clock. LCDM is set with a 1-bit or 8-bit memory manipulation instruction.

RESET input clears LCDM to 00H.

Figure 17-3: LCD Display Mode Register (LCDM) Format

Symbol	7	6	5	4	3	2	1	0	Address	After Reset	t R/W
LCDM	LCDON	LCDM6	LCDM5	LCDM4	0	0	0	0	FF90H	00H	R/W

LCDON	LCD Enable/Disable
0	Display off (all segment outputs are non-select signal outputs)
1	Display on

LCDM6	LCDM5	LCDM4	LCD Clock Selection (f _X = 8.00 MHz)	
0	0	0	f _X /2 ¹⁷ (61 Hz)	
0	0	1	f _X /2 ¹⁶ (122 Hz)	
0	1	0	f _X /2 ¹⁵ (244 Hz)	
0	1	1	f _X /2 ¹⁴ (488 Hz)	
Other than above			Setting prohibited	

Remark: f_X = Main system clock oscillation frequency (at 8.00 MHz)

Chapter 17 LCD Controller / Driver

(2) LCD display control register (LCDC)

This register sets cutoff of the current flowing to split resistors for LCD drive voltage generation and switchover between segment output and input/output port functions.

LCDC is set with a 1-bit or 8-bit memory manipulation instruction.

RESET input clears LCDC to 00H.

Figure 17-4: LCD Display Control Register (LCDC) Format

Symbol	7	6	5	4	3	2	1	0	Address	After Rese	et R/W
LCDC	1	0	0	0	0	0	0	LIPS	FF92H	00H	R/W

LIPS	LCD Driving Power Supply Selection					
0	Does not supply power to LCD					
1	Supplies power to LCD from V _{DD} pin					

Caution: Set bit 7 to 1 and bit 1 to bit 6 to 0.

17.4 LCD Controller/Driver Settings

LCD controller/driver settings should be performed as shown below.

- <1> Set the initial value in the display data memory (FA64H to FA7FH).
- <2> Set the pins to be used as segment outputs in port function registers (PF3, PF4, PF8 and PF9).
- <3> Set the LCD power supply in the LCD display control register (LCDC).
- <4> Set the LCD clock in the LCD display mode register (LCDM).

Next, set data in the display data memory according to the display contents.

17.5 LCD Display Data Memory

FA65H

FA64H

The LCD display data memory is mapped onto addresses FA64H to FA7FH. The data stored in the LCD display data memory can be displayed on an LCD panel by the LCD controller/driver.

Figure 17-5 shows the relationship between the LCD display data memory contents and the segment outputs/common outputs.

Any area not used for display can be used as normal RAMNote.

Address b7 b6 b5 b4 b3 b2 b1 b0

FA7FH S0/P47

FA7CH S1/P46

FA7CH S2/P45

FA7CH S3/P44

FA66H S25/P36

Figure 17-5: Relationship between LCD Display Data Memory Contents and Segment/Common Outputs

Caution: The higher 4 bits of the LCD display data memory do not incorporate memory. Be sure to set them to 0.

COM3 COM2 COM1 COM0

Remark: The data of S0 is stored at the highest address in the LCD display data memory.

Note: RESET clears the LCD Display Data Memory to 00H.

S26/P35

S27/P34

17.6 Common Signals and Segment Signals

An individual pixel on an LCD panel lights when the potential difference of the corresponding common signal and segment signal reaches or exceeds a given voltage (the LCD drive voltage V_{LCD}). The light goes off when the potential difference becomes V_{LCD} or lower.

As an LCD panel deteriorates if a DC voltage is applied in the common signals and segment signals, it is driven by AC voltage.

(1) Common signals

For common signals, the selection timing order is as shown in Table 17-3, and operations are repeated with these as the cycle.

COM Signal COM0 COM1 COM2 COM3

Time Division

4-Time Division

Table 17-3: COM Signals

(2) Segment signals

Segment signals correspond to a 28-byte LCD display data memory (FA64H to FA7FH). Each display data memory bit 0, bit 1, bit 2, and bit 3 is read in synchronization with the COM0, COM1, COM2 and COM3 timings respectively, and if the value of the bit is 1, it is converted to the selection voltage. If the value of the bit is 0, it is converted to the non-selection voltage and send to a segment pin (S0 to S27) (S27 to S0 have an alternate function as input/output port pins).

Consequently, it is necessary to check what combination of front surface electrodes (corresponding to the segment signals) and rear surface electrodes (corresponding to the common signals) of the LCD panel to be used to form the display pattern. Then write a bit data corresponding on a one-to-one basis with the pattern to be displayed.

Bits 4 to 7 are fixed at 0.

(3) Common signal and segment signal output waveforms


The voltages shown in Table 17-4 are output in the common signals and segment signals. The $\pm V_{LCD}$ ON voltage is only produced when the common signal and segment signal are both at the selection voltage; other combinations produce the OFF voltage.

Table 17-4: LCD Drive Voltage

	Segment	Select Level	Non-Select Level		
Common		V_{SS1}, V_{LC0}	V_{LC1}, V_{LC2}		
Select Level	V _{LC0} , V _{SS1}	-V _{LCD} , +V _{LCD}	-1/3 V _{LCD} , +1/3 V _{LCD}		
Non-Select Level	V _{LC2} , V _{LC1}	-1/3 V _{LCD} , +1/3 V _{LCD}	-1/3 V _{LCD} , +1/3 V _{LCD}		

Figure 17-6 shows the common signal waveform, and Figure 17-7 shows the common signal and segment signal voltages and phases.


Figure 17-6: Common Signal Waveform



Remark: T : One LCDCL cycle

TF: Frame frequency

Figure 17-7: Common Signal and Segment Signal Voltages and Phases



Remark: T : One LCDCL cycle

17.7 Supplying LCD Drive Voltage V_{LC0} , V_{LC1} , and V_{LC2}

The μ PD780828A Subseries have a split resistor to create an LCD drive voltage, and the drive voltage is fixed to 1/3 bias.

To supply various LCD drive voltages, internal V_{DD} or external V_{LCD} supply voltage can be selected.

Table 17-5: LCD Drive Voltage Supply

Bias Method LCD Drive Voltage	1/3 Bias Method
V_{LC0}	V _{LC0}
V _{LC1}	2/3 V _{LC0}
V _{LC2}	1/3 V _{LC0}

Figure 17-8 shows an example of supplying an LCD drive voltage from an internal source according to Table 17-5.

Figure 17-8: Example of Connection of LCD Drive Power Supply (1/2)

(a) To supply LCD drive voltage from V_{DD}





Figure 17-8: Example of Connection of LCD Drive Power Supply (2/2)

(b) To supply LCD drive voltage from external source



17.8 Display Mode

17.8.1 4-time-division display example

Figure 17-10, "4-Time-Division LCD Panel Connection Example," on page 325 shows the relationship between a 4-time-division type 10-digit LCD panel and the display pattern shown in Figure 17-9, "4-Time-Division LCD Display Pattern and Electrode Connections," on page 324 and the µPD780828A Subseries segment signals (S0 to S19) in conjunction with common signals (COM0 to COM3). The display example is "1234567890". The display data memory contents (addresses FA7FH to FA6CH) corre-

An explanation is given here taking the example of the 5th digit "6" (3). In accordance with the display pattern in Figure 17-9, "4-Time-Division LCD Display Pattern and Electrode Connections," on page 324, selection and non-selection voltages must be send to pins S8 and S9 as shown in Table 17-6 at the COM0 to COM3 common signal timings.

Segment	S8	S9
COM0	S	S
COM1	NS	S
COM2	S	S
COM3	NS	S


Table 17-6: Selection and Non-Selection Voltages (COM0 to COM3)

Remark: S: Selection, NS: Non-selection

From this, it can be seen that 0101 (COM0 is LSB) must be prepared in the display data memory (address FA77H) corresponding to S8.

Examples of the LCD drive waveforms between S8 and the COM0 and COM1 signals are shown in Figure 17-11, "4-Time-Division LCD Drive Waveform Examples (1/3 Bias Method)," on page 326 (for the sake of simplicity, waveforms for COM2 and COM3 have been omitted). When S8 carries the selection voltage at the COM0 selection timing, it can be seen that the +V_{LCD}/-V_{LCD} AC square wave, which is the LCD illumination (ON) level, is generated.

Figure 17-9: 4-Time-Division LCD Display Pattern and Electrode Connections



Remark: n = 0 to 9

СОМЗ Timing strobes COM2 COM1 COM0 BITO-BIT1-BIT2-BIT3-S0 - - - -FA7FH S1 Е S2 D S3 0 0 С S4 - - 0 В S5 Α Data memory address S6 - - 0 9 S7 0 0 0 8 S8 7 0 - 0 S9 6 S10 0 - 0 5 0 S11 4 S12 0 3 0 0 S13 2 S14 1 0 7 0 7 S15 0 S16 - 0 0 FA6FH S17 S18 D S19 0 0 0 FA6CH

Figure 17-10: 4-Time-Division LCD Panel Connection Example




Figure 17-11: 4-Time-Division LCD Drive Waveform Examples (1/3 Bias Method)

17.9 Cautions on Emulation

To perform debugging with an in-circuit emulator, the LCD timer control register (LCDTM) must be set. LCDTM is a register used to figure the I/O board (IE-78K0-NS-P04) appropriately.

17.9.1 LCD timer control register (LCDTM)

LCDTM is a write-only register that controls supply of the LCD-clock. Unless LCDTM is set, the LCD controller/ driver does not operate. Therefore, set bit 1 (TMC21) of LCDTM to 1 when using the LCD controller/driver.

Figure 17-12: LCD Timer Control Register (LCDTM) Format

Symbol	7	6	5	4	3	2	1	0	Address	After Reset	t R/W
LCDTM	1	0	0	0	0	0	TMC21	0	FF93H	00H	W

TMC21	LCD Clock Supply Control
0	LCD controller/driver stop mode (supply of LCD clock is stopped)
1	LCD controller/driver operating mode (supply of LCD clock is enabled)

Cautions: 1. LCDTM is a special register that must be set when debugging is performed with an in-circuit emulator. Even if this register is used, the operation of the µPD780828A Subseries is not affected. However, delete the instruction that manipulates this register from the program at the final stage of debugging.

2. Bits 7 to 2, and bit 0 must be set to 0.

[MEMO]

Chapter 18 Sound Generator

18.1 Sound Generator Function

The sound generator has the function to operate an external speaker. The following two signals are supplied by the sound generator.

(1) Basic cycle output signal (with/without amplitude)

A buzzer signal with a variable frequency in a range of 0.5 to 3.8 KHz (at $f_X = 8.38$ MHz) can be created. The amplitude of the basic cycle output signal can be varied by ANDing the basic cycle output signal with the 7-bit-resolution PWM signal, to achieve control of the volume.

(2) Amplitude output signal

A PWM signal with a 7-bit resolution for variable amplitude can be generated independently.

Figure 19-1 shows the sound generator block diagram and Figure 19-2 shows the concept of each signal.





Figure 18-1: Sound Generator Block Diagram

Figure 18-2: Concept of Each Signal



18.2 Sound Generator Configuration

The sound generator consists of the following hardware.

Table 18-1: Sound Generator Configuration

Item	Configuration
Counter	8 bits x 1, 5 bits x 1
SG output	SGO/SGOF (with/without append bit of basic cycle output) SGOA (amplitude output)
Control register	Sound generator control register (SGCR) Sound generator buzzer control register (SGBR) Sound generator amplitude register (SGAM)

18.3 Sound Generator Control Registers

The following three types of registers are used to control the sound generator.

- Sound generator control register (SGCR)
- Sound generator buzzer control register (SGBR)
- Sound generator amplitude control register (SGAM)

(1) Sound generator control register (SGCR)

SGCR is a register which sets up the following four types.

- Controls sound generator output
- Selects output of sound generator
- Selects sound generator input frequency f_{SG1}
- Selects 5-bit counter input frequency f_{SG2}

 $\underline{\text{SGCR is}}$ set with a 1-bit or 8-bit memory manipulation instruction.

RESET input clears SGCR to 00H.

Figure 18-3 shows the SGCR format.

Figure 18-3: Sound Generator Control Register (SGCR) Format (1/2)

Symbol	7	6	5	4	3	2	1	0	Address	After Reset	t R/W
SGCR	TCE	0	0	0	SGOB	SGCL2	SGCL1	SGCL0	FFC0H	00H	R/W

TCE	Sound Generator Output Selection
0	Timer operation stopped SGOF/SGO and SGOA for low-level output
1	Sound generator operation SGOF/SGO and SGOA for output

Caution: Before setting the TCE bit, set all the other bits.

Remark: SGOF: Basic cycle signal (without amplitude)

SGO : Basic cycle signal (with amplitude)

SGOA: Amplitude signal

ĺ	SGOB	Sound Generator Output Selection
	0	Selects SGOF and SGOA outputs
	1	Selects SGO and PCL outputs

SGCL2	SGCL1	5-Bit Counter Input Frequency f _{SG2} Selection
0	0	$f_{SG2} = f_{SG1}/2^5$
0	1	$f_{SG2} = f_{SG1}/2^6$
1	0	$f_{SG2} = f_{SG1}/2^7$
1	1	$f_{SG2} = f_{SG1}/2^8$

Figure 18-3: Sound Generator Control Register (SGCR) Format (2/2)

SGCL0	Sound Generator Input Frequency Selection
0	$f_{SG1} = f_{\chi}/2$
1	$f_{SG1} = f_X$

Cautions: 1. When rewriting SGCR to other data, stop the timer operation (TCE = 0) beforehand.

2. Bits 4 to 6 must be set to 0.

Table 18-2: Maximum and Minimum Values of the Buzzer Output Frequency

			Maximum and Minimum Values of Buzzer Output								
SGCL2	SGCL1	SGCL0	f _{SG2} f _{SG1} /2 ⁶ f _{SG1} /2 ⁵ f _{SG1} /2 ⁷ f _{SG1} /2 ⁶ f _{SG1} /2 ⁸ f _{SG1} /2 ⁷ f _{SG1} /2 ⁷	f _X = 8	MHz	f _X = 8.38 MHz					
				Max. (KHz)	Min. (KHz)	Max. (KHz)	Min. (KHz)				
0	0	0	f _{SG1} /2 ⁶	3.677	1.953	3.851	2.046				
0	0	1	f _{SG1} /2 ⁵	7.354	3.906	7.702	4.092				
0	1	0	f _{SG1} /2 ⁷	1.838	0.976	1.926	1.024				
0	1	1	f _{SG1} /2 ⁶	3.677	1.953	0.481	2.046				
1	0	0	f _{SG1} /2 ⁸	0.919	0.488	0.963	0.512				
1	0	1	f _{SG1} /2 ⁷	1.838	0.976	1.926	1.024				
1	1	0	f _{SG1} /2 ⁹	0.460	0.244	0.481	0.256				
1	1	1	f _{SG1} /2 ⁸	0.919	0.488	0.963	0.512				

The sound generator output frequency f_{SG} can be calculated by the following expression.

$$f_{SG} = 2 \frac{(SGCL0 - SGCL1 - 2 \times SGCL2 - 7)}{(SGBR + 17)}$$

Substitute 0 or 1 for SGCL0 to SGCL2 in the above expression. Substitute a decimal value to SGBR. For f_X = 8 MHz, SGCL0 to SGCL2 is (1, 0, 0), and SGBR0 to SGBR3 is (1, 1, 1, 1), SGBR = 15, then f_{SG} is retrieved as

$$f_{SG}$$
 = 2 $(1-0-2\times0-7)\times\{f_X/(15+17)\}$
= 3.906 KHz

(2) Sound generator buzzer control register (SGBR)

SGBR is a register that sets the basic frequency of the sound generator output signal. SGBR is set with an 8-bit memory manipulation instruction.

RESET input clears SGBR to 00H.

Figure 18-4 shows the SGBR format.

Figure 18-4: Sound Generator Buzzer Control Register (SGBR) Format

Symbol	7	6	5	4	3	2	1	0	Address	After Rese	t R/W
SGBR	0	0	0	0	SGBR3	SGBR2	SGBR1	SGBR0	FFC2H	00H	R/W

SGBR3	SGBR2	SGBR1	SGBR0	quency (KHz) ^{Note}	
OODING	OODINZ	OODICT	OOBRO	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$f_X = 8.38 \text{ MHz}$
0	0	0	0	3.677	3.851
0	0	0	1	3.472	3.637
0	0	1	0	3.290	3.446
0	0	1	1	3.125	3.273
0	1	0	0	2.976	3.117
0	1	0	1	2.841	2.976
0	1	1	0	2.717	2.847
0	1	1	1	2.604	2.728
1	0	0	0	2.500	2.619
1	0	0	1	2.404	2.518
1	0	1	0	2.315	2.425
1	0	1	1	2.232	2.339
1	1	0	0	2.155	2.258
1	1	0	1	2.083	2.182
1	1	1	0	2.016	2.112
1	1	1	1	1.953	2.046

Note: Output frequency where SGCL0, SGCL1, and SGCL2 are 0, 0, and 0.

Cautions: 1. When rewriting SGBR to other data, stop the timer operation (TCE = 0) beforehand.

2. Bits 4 to 7 must be set to 0.

(3) Sound generator amplitude register (SGAM)

SGAM is a register that sets the amplitude of the sound generator output signal. SGAM is set with an 8-bit memory manipulation instruction.

RESET input clears SGAM to 00H.

Figure 18-5 shows the SGAM format.

Figure 18-5: Sound Generator Amplitude Register (SGAM) Format

Symbol	7	6	5	4	3	2	1	0	Address	After Reset	t R/W
SGAM	0	SGAM6	SGAM5	SGAM4	SGAM3	SGAM2	SGAM1	SGAM0	FFC1H	00H	R/W

SGAM6	SGAM5	SGAM4	SGAM3	SGAM2	SGAM1	SGAM0	Amplitude
0	0	0	0	0	0	0	0/128
0	0	0	0	0	0	1	2/128
0	0	0	0	0	1	0	3/128
0	0	0	0	0	1	1	4/128
0	0	0	0	1	0	0	5/128
0	0	0	0	1	0	1	6/128
0	0	0	0	1	1	0	7/128
0	0	0	0	1	1	1	8/128
0	0	0	1	0	0	0	9/128
0	0	0	1	0	0	1	10/128
0	0	0	1	0	1	0	11/128
0	0	0	1	0	1	1	12/128
0	0	0	1	1	0	0	13/128
0	0	0	1	1	0	1	14/128
0	0	0	1	1	1	0	15/128
0	0	0	1	1	1	1	16/128
0	0	1	0	0	0	0	17/128
0	0	1	0	0	0	1	18/128
0	0	1	0	0	1	0	19/128
0	0	1	0	0	1	1	20/128
0	0	1	0	1	0	0	21/128
0	0	1	0	1	0	1	22/128
0	0	1	0	1	1	0	23/128
0	0	1	0	1	1	1	24/128
0	0	1	1	0	0	0	25/128
0	0	1	1	0	0	1	26/128
0	0	1	1	0	1	0	27/128
0	0	1	1	0	1	1	28/128
0	0	1	1	1	0	0	29/128
0	0	1	1	1	0	1	30/128
0	0	1	1	1	1	0	31/128
							1
1	1	1	1	1	1	1	128/128

Cautions: 1. When rewriting the contents of SGAM, the timer operation does not need to be stopped. However, note that a high level may be output for one period due to rewrite timing.

2. Bit 7 must be set to 0.

18.4 Sound Generator Operations

18.4.1 To output basic cycle signal SGOF (without amplitude)

Select SGOF output by setting bit 3 (SGOB) of the sound generator control register (SGCR) to "0". The basic cycle signal with a frequency specified by the SGCL0 to SGCL2 and SGBR0 to SGBR3 is output.

At the same time, the amplitude signal with an amplitude specified by the SGAM0 to SGAM6 is output from the SGOA pin.




Figure 18-6: Sound Generator Output Operation Timing

18.4.2 To output basic cycle signal SGO (with amplitude)

Select SGO output by setting bit 3 (SGOB) of the sound generator control register (SGCR) to "1". The basic cycle signal with a frequency specified by the SGCL0 to SGCL2 and SGBR0 to SGBR3 is output.

When SGO output is selected, the SGOA pin can be used as a PCL output (clock output) or I/O port pin.




Figure 18-7: Sound Generator Output Operation Timing

Chapter 19 Meter Controller / Driver

19.1 Meter Controller/Driver Functions

The meter controller/driver is a function to drive a stepping motor for external meter control or cross coil.

- Can set pulse width with a precision of 8 bits
- Can set pulse width with a precision of 8 + 1 bits with 1-bit addition function
- Can drive up to four 360° type meters

Figure 19-1 shows the block diagram of the meter controller/driver.

Figure 19-2 shows 1-bit addition circuit block diagram.

Internal Bus Timer mode control Port mode control register (MCNTC) register (PMC) PCS PCF MODn ENn fx/8 fx/16 MODn FNn OVE Selector 8-bit timer register fx/64 fx/128 fx/256 **→** fcc fx/512 - SMn1(sin+) TM52out Output control circuit Compare register (MCMPn0) SMn2(sin-) 1-bit addition circuit MODn ENn - SMn3(cos+) Output control circuit Compare register SMn4(cos-) 1-bit addition circuit (MCMPn1) TENn ADBn1 ADBn0 DIRn1 DIRn0 SMCL2 SMCL1 SMCL0 Meter C/D clock Compare control register n (MCMPCn) selection (SMSWI) Internal Bus

Figure 19-1: Meter Controller/Driver Block Diagram

Remark: n = 1 to 4

The meter controller/driver is a peripheral to control/drive up to four external meters (stepper motor/ cross coil motors).

Compare register (MCMPnm)

ADBn1 ADBn0

Compare control register (MCMPCn)

Internal bus

Figure 19-2: 1-bit Addition Circuit Block Diagram

Remark: n = 1 to 4, m = 0, 1

19.2 Meter Controller/Driver Configuration

The meter controller/driver consists of the following hardware.

Table 19-1: Meter Controller/Driver Configuration

Item	Configuration
Timer	Free-running up counter (SMCNT): 1 channel
Register	Compare register (MCMPn1, MCMPn0): 8 channels
Control registers	Timer mode control register (MCNTC) Compare control register n (MCMPCn) Port mode control register (PMC)
Pulse control circuit	1-bit addition circuit/output control circuit

Remark: n = 1 to 4

Chapter 19 Meter Controller / Driver

(1) Free running up counter (SMCNT)

MCNT is an 8-bit free running counter. It is also a register that executes an increment at the rising edge of the input clock.

A PWM pulse with a resolution of 8 bits can be created. The duty factor can be set in a range of 0 to 100%.

The count value is cleared in the following cases.

- When RESET signal input
- When counter stops (PCE = 0)

(2) Compare register n0 (MCMPn0)

MCMPn0 is an 8-bit register that can rewrite a complete value according to the specification by bit 4 (TENn) of the compare control register n (MCMPCn).

The values of these registers are cleared to 00H at RESET. The hardware is cleared to 0 by RESET.

MCMPn0 is a register that supports read/write only for 8-bit access instructions.

MCMPn0 continuously compares its value with the SMCNT value. When the two values match, a match signal on the sin side of the meter n is generated.

(3) Compare register n1 (MCMPn1)

MCMPn1 is an 8-bit register that can rewrite compare values through specification of bit 4 (TENn) of Compare control register n (MCMPCn).

RESET input sets this register to 00H and clears hardware to 0. MCMPn1 is a register that supports read/write only for 8-bit access instructions. MCMPn1 compares its value with the SMCNT value. When the two values match, a match signal on cos side of the meter n is generated.

(4) 1-bit addition circuit

The 1-bit addition circuit repeats 1-bit addition/non-addition to the PWM output alternately upon MCNT overflow, and enables the state of the PWM output between the current compare value and the next compare value. This circuit is controlled by bits 2 and 3 (ADBn0, ADBn1) of the MCMPCn register.

Chapter 19 Meter Controller / Driver

(5) Output control circuit

This circuit consists of a Pch and Nch drivers and can drive a meter in H bridge configuration by connecting a coil. When a meter is driven in half bridge configuration, the unused pins can be used as normal output port pins.

The relation of the duty factor of the PWM signal output from the SMnm pin is indicated by the following expression (n = 1 to 4, m = 0, 1).

$$PWM (duty) = \frac{Set \ value \ of \ MCMPnm \times cycle \ of \ MCNT \ count \ clock}{255 \times cycle \ of \ MCNT \ count \ clock} \times 100\% = \frac{Set \ value \ of \ MCMPnm}{255} \times 100\%$$

Cautions: 1. MCMPn0 and MCMPn1 cannot be read or written by a 16-bit access instruction.

2. MCMPn0 and MCMPn1 are in master-slave configuration, and SMCNT is compared with a slave register. The PWM pulse is not generated until the first over-flow occurs after the counting operation has been started because the compare data is not transferred to the slave.

(6) Meter Controller/Driver Clock Switch

The input clock of the meter controller/driver can be selected with the meter controller/driver clock switch. By default the register is set to 00H of RESET.

SMSWI is a register that supports read/write only as 8-bit instruction.

19.3 Meter Controller/Driver Control Registers

The meter controller/driver is controlled by the following three registers.

- Timer mode control register (MCNTC)
- Compare control register n (MCMPCn)
- Port mode control register (PMC)

Remark: n = 1 to 4

(1) Timer mode control register (MCNTC)

MCNTC is an 8-bit register that controls the operation of the free-running up counter (SMCNT). MCNTC is set with an 8-bit memory manipulation instruction.

RESET input clears MCNTC to 00H.

Figure 19-3 shows the MCNTC format.

Figure 19-3: Timer Mode Control Register (MCNTC) Format

Symbol	7	6	5	4	3	2	1	0	Address	After Rese	t R/W
MCNTC	0	0	PCS	PCE	0	0	0	0	FFBFH	00H	R/W

PCS	Timer Counter Clock Selection
0	Selection via SMSWI register
1	f _X /2

PCE	Timer Operation Control
0	Operation stopped (timer value is cleared)
1	Operation enabled

Cautions: 1. When rewriting MCNTC to other data, stop the timer operation (PCE=0) beforehand.

2. Bits 0 to 3, 6, and 7 must be set to 0.

(2) Compare control register (MCMPCn)

MCMPCn is an 8-bit register that controls the operation of the compare register and output direction of the PWM pin.

MCMPCn is set with an 8-bit memory manipulation instruction.

RESET input clears MCMPCn to 00H.

Figure 19-4 shows the MCMPCn format.

Figure 19-4: Compare Control Register n (MCMPCn) Format

Symbol	7	6	5	4	3	2	1	0	Address	After Rese	t R/W
MCMPCn	0	0	0	TENn	ADBn1	ADBn0	DIRn1	DIRn0	FFCCH to FFCFH	00H	R/W

TENn Note	Enables Transfer by Register from Master to Slave
0	Disables data transfer from master to slave. New data can be written.
1	Transfer data from master to slave when SMCNT overflows. New data cannot be written.

ADBn1	Control of 1-bit Addition circuit (cos side of meter n)
0	No 1-bit addition to PWM output
1	1-bit addition to PWM output

ADBn0	Control of 1-bit Addition circuit (sin side of meter n)
0	No 1-bit addition to PWM output
1	1-bit addition to PWM output

Remark: n = 1 to 4

Note: TENn functions as a control bit and status flag.

As soon as the timer overflows and PWM data is output, TENn is cleared to "0" by hardware.

The relation among the DIRn1 and DIRn0 bits of the MCMPCn register and output pin is shown below.

DIRn1	DIRn2	Direction Control Bit						
DIKITI	DIIXIIZ	SMn1	SMn2	SMn3	SMn4			
0	0	PWM	0	PWM	0			
0	1	PWM	0	0	PWM			
1	0	0	PWM	0	PWM			
1	1	0	PWM	PWM	0			

Caution: Bits 5 to 7 must be set to 0.

Chapter 19 Meter Controller / Driver

(3) Port mode control register (PMC)

PMC is an 8-bit register that specifies PWM/PORT output. PMC is set with an 8-bit memory manipulation instruction. RESET input clears PMC to 00H. Figure 19-5 shows the PMC format.

Figure 19-5: Port Mode Control Register (PMC) Format (1/2)

Symbol	7	6	5	4	3	2	1	0	Address	After Rese	t R/W
PMC	MOD4	MOD3	MOD2	MOD1	EN4	EN3	EN2	EN1	FFCBH	00H	R/W

MOD4	Meter 4 Full/Half Bridge Selection						
0	Meter 4 output is full bridge						
1	Meter 4 output is half bridge						

MOD3	Meter 3 Full/Half Bridge Selection					
0	Meter 3 output is full bridge					
1	Meter 3 output is half bridge					

MOD2	Meter 2 Full/Half Bridge Selection					
0	Meter 2 output is full bridge					
Meter 2 output is half bridge						

MOD1	Meter 1 Full/Half Bridge Selection						
0	Meter 1 output is full bridge						
1	Meter 1 output is half bridge						

	EN4	Meter 4 Port/PWM Mode Selection						
0 Meter 4 output is in port mode								
1 Meter 4 output is in PWM mode								

EN3	Meter 3 Port/PWM Mode Selection						
0	Meter 3 output is in port mode						
1	Meter 3 output is in PWM mode						

Figure 19-5: Port Mode Control Register (PMC) Format (2/2)

EN2	Meter 2 Port/PWM Mode Selection				
0	Meter 2 output is in port mode				
1 Meter 2 output is in PWM mode					

EN1	Meter 1 Port/PWM Mode Selection					
0 Meter 1 output is in port mode 1 Meter 1 output is in PWM mode						

The relation among the ENn and MODn bits of the PMC register, DIRn1 and DIRn0 bits of the MCMPCn register, and output pins is shown below.

ENn	MODn	DIRn1	DIRn0	SMn1 (sin +)	SMn2 (sin -)	SMn3 (cos +)	SMn4 (cos -)	Mode
0	Х	Х	Х	PORT	PORT	PORT	PORT	Port mode
1	0	0	0	PWM	GND	PWM	GND	
1	0	0	1	PWM	GND	GND	PWM	PWM mode full bridge
1	0	1	0	GND	PWM	GND	PWM	1 WW mode fall bridge
1	0	1	1	GND	PWM	PWM	GND	
1	1	0	0	PWM	PORT	PWM	PORT	
1	1	0	1	PWM	PORT	PORT	PWM	PWM mode half bridge
1	1	1	0	PORT	PWM	PORT	PWM	1 1 WWW mode hall bridge
1	1	1	1	PORT	PWM	PWM	PORT	

DIRn1 and DIRn0 address the quadrant of sin and cos. DIRn1 and DIRn0 = 00 through 11 correspond to quadrants 1 through 4, respectively. The PWM signal is routed to the specific pin with respect to the sin/cos of each quadrant.

When ENn = 0, all the output pins are used as port pins regardless of MODn, DIRn1 and DIRn0. When ENn = 1 and MODn = 0, the full bridge mode is set, and 0 a pin that does not output a PWM signal is "0".

When ENn = 1 and MODn = 1, the half bridge mode is set, and the pin that does not output a PWM signal is used as a port pin.

Caution: The output polarity of the PWM output changes when SMCNT overflows.

(4) Meter controller/driver clock register (SMSWI)

SMSWI is an 8-bit register that specifies the input clock of the meter controller/driver.

SMSWI is set with an 8-bit memory manipulation instruction.

RESET input sets SMSWI to 00H.

Figure 19-6 shows the SMSWI format.

Figure 19-6: Meter Controller/Driver Clock Register (SMSWI) Format

Symbol	7	6	5	4	3	2	1	0	Address	After Rese	t R/W
SMSWI	0	0	0	0	0	SMCL2	SMCL1	SMCL0	FFBDH	00H	R/W

SMCL2	SMCL1	SMCL0	Meter Controller/Driver Clock Switch
0	0	0	f_X
0	0	1	f _X /8
0	1	0	f _X /16
0	1	1	f _X /64
1	0	0	f _X /128
1	0	1	f _X /256
1	1	0	f _X /512
1	1	1	TM52 Output

19.4 Meter Controller/Driver Operations

19.4.1 Basic operation of free-running up counter (SMCNT)

The free-running up counter is clocked by the count clock selected by the PCS bit of the time mode control register.

The value of SMCNT is cleared by RESET input.

The counting operation is enabled or disabled by the PCE bit of the timer mode control register (MCNTC).

Figure 19-7 shows the timing from count start to restart.

Count Stop

Count Start

Figure 19-7: Restart Timing after Count Stop (Count Start → Count Stop → Count Start)

Remark: N = 00H to FFH

Count Start

19.4.2 Update of PWM data

Confirm that bit 4 (TENn) of MCMPCn is 0, wait for more than one PWM clock cycle (as selected in SMSWI register), and then write 8-bit PWM data to MCMPn1, MCMPn, and ADBn1 and ADBn0 of MCMPCn. At the same time, set TENn to 1.

The data will be automatically transferred to the slave latch when the timer overflows, and the PWM data becomes valid. At the same time, TENn is automatically cleared to 0.




Figure 19-8: Update of PWM data

19.4.3 Operation of 1-bit addition circuit





Figure 19-9: Timing in 1-bit Addition Circuit Operation

The 1-bit addition mode repeats 1-bit addition/non-addition to the PWM output every second SMCNT overflow. Therefore, the falling edge of the PWM output signal will occur at compare value N and compare value N+1 alternately. A 1-bit addition to the PWM output is applied by setting ADBn of the MCM-PCn register to 1. In 1-bit non-addition mode the falling edge of the PWM output signal will always occur at compare value N+1 of SMCNT. A 1-bit non-addition (normal output) is applied by setting ADBn to 0.

Remark: n = 1 to 4

19.4.4 PWM output operation (output with 1 clock shifted)

Figure 19-10: Timing of Output with 1 Clock Shifted



If the wave of sin and cos of meters 1 to 4 rises and falls internally as indicated by the broken line, the SM11 to SM44 pins always shift the count clock by 1 clock. The output signals are generated in order to prevent V_{DD}/GND from fluctuating.

[MEMO]

Chapter 20 Interrupt Functions

20.1 Interrupt Function Types

The following three types of interrupt functions are used.

(1) Non-maskable interrupt

This interrupt is acknowledged unconditionally even in a disabled state. It does not undergo interrupt priority control and is given top priority over all other interrupt requests. It generates a standby release signal.

The non-maskable interrupt has one source of interrupt request from the watchdog timer.

(2) Maskable interrupts

These interrupts undergo mask control. Maskable interrupts can be divided into a high interrupt priority group and a low interrupt priority group by setting the priority specify flag register (PR0L, PR0H, and PR1L).

Multiple high priority interrupts can be applied to low priority interrupts. If two or more interrupts with the same priority are simultaneously generated, each interrupts has a predetermined priority (see Table 20-1, "Interrupt Source List," on page 352).

A standby release signal is generated.

The maskable interrupt has seven sources of external interrupt requests and fifteen sources of internal interrupt requests.

(3) Software interrupt

This is a vectored interrupt to be generated by executing the BRK instruction. It is acknowledged even in a disabled state. The software interrupt does not undergo interrupt priority control.

20.2 Interrupt Sources and Configuration

There are total of 24 interrupt sources: non-maskable, maskable, and software interrupts.


Table 20-1: Interrupt Source List

Mask-	Interrupt		Interrupt Source	Internal/	Vector	Basic
ability	Priority Note 1	Name	Trigger		Address	Structure Type ^{Note 2}
Non- maskable	_	INTWDT	Overflow of watchdog timer (When the Watchdog timer NMI is selected)		0004H	(A)
	0	INTWDT	Overflow of watchdog timer (When the interval timer mode is selected)		000411	
	1	INTAD	End of A/D converter conversion		0006H	(B)
	2	INTOVF	Overflow of 16-bit timer 2	Internal	H8000	
	3	INTTM20	Generation of 16-bit timer capture register (CR20) match signal		000AH	
	4	INTTM21	Generation of 16-bit timer capture register (CR21) match signal		000CH	
	5	INTTM22	Generation of 16-bit timer capture register (CR22) match signal		000EH	
	6	INTP0		External	0010H	(C)
	7	INTP1	Pin input edge detection		0012H	
	8	INTP2			0014H	
	9	INTCE	CAN Error		0016H	
Maskable	10	INTCR	CAN Receive		0018H	
	11	INTCT0	CAN Transmit buffer 0		001AH	
	12	INTCT1	CAN Transmit buffer 1		001CH	
	13	INTCSI30	End of serial interface channel 30 (SIO30)transfer		001EH	
	14	INTSER0	Channel 1 UART reception error generation		0020H	
	15	INTSR0	End of channel 1 UART reception		0022H	
	16	INTST0	End of channel 1 UART transfer	Internal	0024H	(B)
	17	INTTM50	Generation of 8-bit timer/event counter 50 match signal		0026H	
	18	INTTM51	Generation of 8-bit timer/event counter 51 match signal		0028H	
	19	INTTM52	Generation of 8-bit timer 52 match signal 002AH	1	002AH	
	20	INTWTI	Reference time interval signal from watch timer		002EH	
	21	INTWT	Reference time interval signal from watch timer	1	0030H	
	22	INTCSI31 End of serial interface channel 31 (SIO31) transfer				
Software	_	BRK	BRK instruction execution	Internal	003EH	(D)
						_


Notes: 1. Default priorities are intended for two or more simultaneously generated maskable interrupt requests. 0 is the highest priority and 22 is the lowest priority.

2. Basic configuration types (A) to (D) correspond to (A) to (D) of Figure 20-1on page 353.

Figure 20-1: Basic Configuration of Interrupt Function (1/2)
(a) Internal non-maskable interrupt



(b) Internal maskable interrupt




Remark: IF : Interrupt request flag


IE: Interrupt enable flagISP: In-service priority flagMK: Interrupt mask flagPR: Priority specify flag

Figure 20-1: Basic Configuration of Interrupt Function (2/2)

(c) External maskable interrupt (except INTP0)



(d) Software interrupt



Remark: IF: Interrupt request flag

IE: Interrupt enable flag
ISP: In-service priority flag
MK: Interrupt mask flag
PR: Priority specify flag

20.3 Interrupt Function Control Registers

The following six types of registers are used to control the interrupt functions.

- Interrupt request flag register (IF0L, IF0H, IF1L)
- Interrupt mask flag register (MK0L, MK0H, MK1L)
- Priority specify flag register (PR0L, PR0H, PR1L)
- External interrupt mode register (EGP, EGN)
- Program status word (PSW)

Table 20-2 gives a listing of interrupt request flags, interrupt mask flags, and priority specify flags corresponding to interrupt request sources.

Table 20-2: Various Flags Corresponding to Interrupt Request Sources

Interrupt Request Signal Name	Interrupt Request Flag	Interrupt Mask Flag	Priority Specify Flag
INTP0	PIF0	PMK0	PPR0
INTP1	PIF1	PMK1	PPR1
INTP2	PIF2	PMK2	PPR2
INTOVF	OVFIF	OVFMK	OVFPR
INTTM20	TMIF20	TMMK20	TMPR20
INTTM21	TMIF21	TMMK21	TMPR21
INTTM22	TMIF22	TMMK22	TMPR22
INTM50	TMIF50	TMMK50	TMPR50
INTM51	TMIF51	TMMK51	TMPR51
INTM52	TMIF52	TMMK52	TMPR52
INTWTI	WTIIF	WTIMK	WTIPR
INTWT	WTIF	WTMK	WTPR
INTWDT	WDTIF	WDTMK	WDTPR
INTAD	ADIF	ADMK	ADPR
INTCSI30	CSIIF30	CSIMK30	CSIPR30
INTSER0	SERIF0	SERMK0	SERPR0
INTSR0	SRIF0	SRMK0	SRPR0
INTST0	STIF0	STMK0	STPR0
INTCE	CEIF	CEMK	CEPR
INTCR	RRF	CRMK	CRPR
INTCT0	CTIF0	CTMK0	CTPR0
INTCT1	CTIF1	CTMK1	CTPR1
INTWE	WEIF	WEMK	WEPR
INTCSI31	CSIIF31	CSIMK31	CSIPR31

(1) Interrupt request flag registers (IF0L, IF0H, IF1L)

The interrupt request flag is set to 1 when the corresponding interrupt request is generated. It is cleared to 0 when an instruction is executed upon acknowledgment of an interrupt request or upon application of RESET input.

IF0L, IF0H, and IF1L are set with a 1-bit or 8-bit memory manipulation instruction. If IF0L and IF0H are used as a 16-bit register IF0, use a 16-bit memory manipulation instruction for the setting. RESET input sets these registers to 00H.

Figure 20-2: Interrupt Request Flag Register Format

Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>	Address	After Rese	t R/W
IF0L	PIF1	PIF0	TMIF22	TMIF21	TMIF20	OVFIF	ADIF	WDTIF	FFE0H	00H	R/W
IF0H	SRIF0	SERIF0	CSIIF30	CTIF1	CTIF0	CRIF	CEIF	PIF2	FFE1H	00H	R/W
IF1L	CSIIF31	WTIF	WTIIF	0	TMIF52	TMIF51	TMIF50	STIF0	FFE2H	00H	R/W

xxIFx	Interrupt request flag				
0	No interrupt request signal				
1	Interrupt request signal is generated; interrupt request state				

Cautions: 1. WDTIF flag is R/W enabled only when the watchdog timer is used as an interval timer. If used in the watchdog timer mode 1, set WDTIF flag to 0.

2. Set always 0 in IF1L bit 4.

(2) Interrupt mask flag registers (MK0L, MK0H, MK1L)

The interrupt mask flag is used to enable/disable the corresponding maskable interrupt service. MK0L, MK0H, and MK1L are set with a 1-bit or 8-bit memory manipulation instruction. If MK0L and MK0H are used as a 16-bit register MK0, use a 16-bit memory manipulation instruction for the setting.

RESET input sets these registers to FFH.

Figure 20-3: Interrupt Mask Flag Register Format

Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>	Address	After Reset	R/W
MK0L	PMK1	PMK0	TMMK22	TMMK21	TMMK20	OVFMK	ADMK	WDTMK	FFE4H	FFH	R/W
•		•									
MK0H	SRMK0	SERMK0	CSIMK30	CTMK1	CTMK0	CRMK	CEMK	PMK2	FFE5H	FFH	R/W
		<u> </u>	<u> </u>								
MK1L	CSIMK31	WTMK	WTIMK	1	TMMK52	TMMK51	TMMK50	STMK0	FFE6H	FFH	R/W

xxMKx	Interrupt Servicing Control			
0	Interrupt servicing enabled			
1	Interrupt servicing disabled			

Cautions: 1. If WDTMK flag is read when the watchdog timer is used as a non-maskable interrupt, WDTMK value becomes undefined.


2. Set always 1 in MK1L bit 4.

(3) Priority specify flag registers (PR0L, PR0H, PR1L)

The priority specify flag is used to set the corresponding maskable interrupt priority orders. PR0L, PR0H, and PR1L are set with a 1-bit or 8-bit memory manipulation instruction. If PR0L and PR0H are used as a 16-bit register PR0, use a 16-bit memory manipulation instruction for the setting.

RESET input sets these registers to FFH.

Figure 20-4: Priority Specify Flag Register Format



xxPRx	Priority Level Selection
0	High priority level
1	Low priority level

Cautions: 1. The WDTPR flag is only valid, if the watchdog timer is used as interval timer. If the non-maskable interrupt of the watchdog timer is used, set WDTPR to 1.

2. Set always 1 in PR1L bit 4.

Chapter 20 Interrupt Functions

(4) External interrupt rising edge enable register (EGP), external interrupt falling edge enable register (EGN)

EGP and EGN specify the valid edge to be detected on pins P00 to P02.

EGP and EGN can be read or written to with a 1-bit or 8-bit memory manipulation instruction.

These registers are set to 00H when the RESET signal is output.

Figure 20-5: Formats of External Interrupt Rising Edge Enable Register and External Interrupt Falling Edge Enable Register

Symbol	7	6	5	4	3	2	1	0	Address	After Reset	R/W
EGP	0	0	0	0	0	EGP2	EGP1	EGP0	FF48H	00H	R/W
•									•		
Symbol	7	6	5	4	3	2	1	0	Address	After Reset	R/W
EGN	0	0	0	0	0	EGN2	EGN1	EGN0	FF49H	00H	R/W

EGPn	EGNn	Valid edge of INTPn pin (n = 0 - 2)
0	0	Interrupt disable
0	1	Falling edge
1	0	Rising edge
1	1	Both rising and falling edges

Chapter 20 Interrupt Functions

(5) Program status word (PSW)

The program status word is a register to hold the instruction execution result and the current status for interrupt request. The IE flag to set maskable interrupts (enable/disable) and the ISP flag to control multiple interrupt servicing are mapped.

Besides 8-bit unit read/write, this register can carry out operations with a bit manipulation instruction and dedicated instructions (EI and DI). When a vectored interrupt request is acknowledged, and when the BRK instruction is executed, the contents of PSW automatically is saved onto the stack and the IE flag is reset to 0. If a maskable interrupt request is acknowledged contents of the priority specify flag of the acknowledged interrupt are transferred to the ISP flag. The acknowledged contents of PSW is also saved onto the stack with the PUSH PSW instruction. It is retrieved from the stack with the RETI, RETB, and POP PSW instructions.

RESET input sets PSW to 02H.

Figure 20-6: Program Status Word Format

Symbol	7	6	5	4	3	2	1	0	After Rese	t R/W
PSW	ΙE	Z	RBS1	AC	RBS0	0	ISP	CY	02H	R/W

ISP	Priority of Interrupt Currently Being Received
0	High-priority interrupt servicing (low-priority interrupt disable)
1	Interrupt request not acknowledged or low-priority interrupt servicing (all-maskable interrupts enable)

IE	Interrupt Request Acknowledge Enable/Disable
0	Disable
1	Enable

20.4 Interrupt Servicing Operations

20.4.1 Non-maskable interrupt request acknowledge operation

A non-maskable interrupt request is unconditionally acknowledged even if in an interrupt request acknowledge disable state. It does not undergo interrupt priority control and has highest priority over all other interrupts.

If a non-maskable interrupt request is acknowledged, PSW and PC are pushed on the stack. The IE and ISP flags are reset to 0, and the vector table contents are loaded into PC.

A new non-maskable interrupt request generated during execution of a non-maskable interrupt servicing program is acknowledged after the current execution of the non-maskable interrupt servicing program is terminated (following RETI instruction execution) and one main routine instruction is executed. If a new non-maskable interrupt request is generated twice or more during a non-maskable interrupt service program execution, only one non-maskable interrupt request is acknowledged after termination of the non-maskable interrupt service program execution.





Figure 20-7: Flowchart from Non-Maskable Interrupt Generation to Acknowledge

Remark: WDTM: Watchdog timer mode register

WDT: Watchdog timer


Figure 20-8: Non-Maskable Interrupt Request Acknowledge Timing




Remark: WDTIF: Watchdog timer interrupt request flag

Figure 20-9: Non-Maskable Interrupt Request Acknowledge Operation

(a) If a new non-maskable interrupt request is generated during non-maskable interrupt servicing program execution



(b) If two non-maskable interrupt requests are generated during non-maskable interrupt servicing program execution



20.4.2 Maskable interrupt request acknowledge operation

A maskable interrupt request becomes acknowledgeable when an interrupt request flag is set to 1 and the interrupt mask (MK) flag is cleared to 0. A vectored interrupt request is acknowledged in an interrupt enable state (with IE flag set to 1). However, a low-priority interrupt request is not acknowledged during high-priority interrupt service (with ISP flag reset to 0).

Wait times from maskable interrupt request generation to interrupt servicing are as follows.

Table 20-3: Times from Maskable Interrupt Request Generation to Interrupt Service

	Minimum Time	Maximum Time ^{Note}
When xxPRx = 0	x = 0 7 clocks 32 clocks	
When xxPRx = 1	8 clocks	33 clocks

Note: If an interrupt request is generated just before a divide instruction, the wait time is maximized.

Remark: 1 clock: 1/ f_{CPU} (f_{CPU}: CPU clock)

If two or more maskable interrupt requests are generated simultaneously, the request specified for higher priority with the priority specify flag is acknowledged first. If two or more requests are specified for the same priority with the priority specify flag, the interrupt request with the higher default priority is acknowledged first.

Any reserved interrupt requests are acknowledged when they become acknowledgeable.

Figure 20-10 on page 364 shows interrupt request acknowledge algorithms.

When a maskable interrupt request is acknowledged, the contents of program status word (PSW) and program counter (PC) are saved in this order onto the stack. Then, the IE flag is reset (to 0), and the value of the acknowledged interrupt priority specify flag is transferred to the ISP flag. Further, the vector table data determined for each interrupt request is loaded into PC and the program will branch accordingly.

Return from the interrupt is possible with the RETI instruction.




Figure 20-10: Interrupt Request Acknowledge Processing Algorithm

Remark: xxIF : Interrupt request flag

xxMK : Interrupt mask flag xxPR : Priority specify flag


IE : Flag to control maskable interrupt request acknowledgeISP : Flag to indicate the priority of interrupt being serviced

(0 = an interrupt with higher priority is being serviced,

1 = interrupt request is not acknowledged or an interrupt with lower priority


is being serviced)

Figure 20-11: Interrupt Request Acknowledge Timing (Minimum Time)



Remark: 1 clock: $1/f_{CPU}$ $(f_{CPU}: CPU \ clock)$

Figure 20-12: Interrupt Request Acknowledge Timing (Maximum Time)



Remark: 1 clock: 1/ f_{CPU} (f_{CPU}: CPU clock)

Chapter 20 Interrupt Functions

20.4.3 Software interrupt request acknowledge operation

A software interrupt request is acknowledged by BRK instruction execution. Software interrupt cannot be disabled.

If a software interrupt is acknowledged, the contents of program status word (PSW) and program counter (PC) are saved to stacks, in this order. Then the IE flag is reset (to 0), and the contents of the vector tables (003EH and 003FH) are loaded into PC and the program branches accordingly.

Return from the software interrupt is possible with the RETB instruction.

Caution: Do not use the RETI instruction for returning from the software interrupt.

20.4.4 Multiple interrupt servicing

A multiple interrupt service consists in acknowledging another interrupt during the execution of another interrupt routine.

A multiple interrupt service is generated only in the interrupt request acknowledge enable state (IE = 1) (except non-maskable interrupt). As soon as an interrupt request is acknowledged, it enters the acknowledge disable state (IE = 0). Therefore, in order to enable multiple interrupts, it is necessary to set the interrupt enable state by setting the IE flag (1) with the EI instruction during interrupt servicing. Even in an interrupt enabled state, a multiple interrupt may not be enabled. However, it is controlled according to the interrupt priority. There are two priorities, the default priority and the programmable priority. The multiple interrupt is controlled by the programmable priority control.

If an interrupt request with the same or higher priority than that of the interrupt being serviced is generated, it is acknowledged as a multiple interrupt. In the case of an interrupt with a priority lower than that of the interrupt being processed, it is not acknowledged as a multiple interrupt.

An interrupt request not acknowledged as a multiple interrupt due to interrupt disable or a low priority is reserved and acknowledged following one instruction execution of the main processing after the completion of the interrupt being serviced.

During non-maskable interrupt servicing, multiple interrupts are not enabled.

Table 20-4 on page 367 shows an interrupt request enabled for multiple interrupt during interrupt servicing, and Figure 20-13 on page 368 shows multiple interrupt examples.

Table 20-4: Interrupt Request Enabled for Multiple Interrupt during Interrupt Servicing

Maskabl	Maskable Interrupt		Maskable Interrupt Request				
	Request	interrupt	xxPR = 0		xxPF	₹ = 1	
Interrupt being serviced		Request	IE = 1	IE = 0	IE = 1	IE = 0	
Non-maskable interrupt		D	D	D	D	D	
Maakabla Interrupt		E	E	D	D	D	
Maskable Interrupt ISP = 1		E	E	D	E	D	
Software interrupt	Е	E	D	E	D		

Remarks: 1. E : Multiple interrupt enable

2. D : Multiple interrupt disable

3. ISP and IE are the flags contained in PSW

ISP = 0 : An interrupt with higher priority is being serviced

ISP = 1 : An interrupt request is not accepted or an interrupt with lower priority is being

serviced


IE = 0 : Interrupt request acknowledge is disabledIE = 1 : Interrupt request acknowledge is enabled

4. xxPR is a flag contained in PR0L, PR0H, and PRIL

xxPR = 0 : Higher priority level xxPR = 1 : Lower priority level


Figure 20-13: Multiple Interrupt Example (1/2)

(a) Example 1. Two multiple interrupts generated



During interrupt INTxx servicing, two interrupt requests, INTyy and INTzz are acknowledged, and a multiple interrupt is generated. An EI instruction is issued before each interrupt request acknowledge, and the interrupt request acknowledge enable state is set.

(b) Example 2. Multiple interrupt is not generated by priority control



The interrupt request INTyy generated during interrupt INTxx servicing is not acknowledged because the interrupt priority is lower than that of INTxx, and a multiple interrupt is not generated. INTyy request is retained and acknowledged after execution of 1 instruction execution of the main processing.


Remark: PR = 0: Higher priority level

PR = 1 : Lower priority level

IE = 0 : Interrupt request acknowledge disable

Figure 20-13: Multiple Interrupt Example (2/2)

(c) Example 3. A multiple interrupt is not generated because interrupts are not enabled



Because interrupts are not enabled in interrupt INTxx servicing (an EI instruction is not issued), interrupt request INTyy is not acknowledged, and a multiple interrupt is not generated. The INTyy request is reserved and acknowledged after 1 instruction execution of the main processing.

Remark: PR = 0: Higher priority level

IE = 0 : Interrupt request acknowledge disable

20.4.5 Interrupt request reserve

Some instructions may reserve the acknowledge of an instruction request until the completion of the execution of the next instruction even if the interrupt request is generated during the execution. The following list shows such instructions (interrupt request reserve instruction).


- MOV PSW, #byte MOV A, PSW MOV PSW, A • MOV1 PSW.bit, CY MOV1 CY, PSW.bit • AND1 CY, PSW.bit • OR1 CY, PSW.bit XOR CY, PSW.bit • SET1/CLR1 PSW.bit
- RETB
- RETI
- PUSH PSW
- POP PSWBT PSW.bit, \$addr16
- BF PSW.bit, \$addr16BTCLR PSW.bit, \$addr16
- EI
- DI
- Manipulate instructions:

for IF0L, IF0H, IF1L, MK0L, MK0H, MK1L, PR0L, PR0H, PR1L, EGP, EGN

Caution: BRK instruction is not an interrupt request reserve instruction described above. However, in a software interrupt started by the execution of BRK instruction, the IE flag is cleared to 0. Therefore, interrupt requests are not acknowledged even when a maskable interrupt request is issued during the execution of the BRK instruction. However, non-maskable interrupt requests are acknowledged.

Figure 20-14 shows the interrupt request hold timing.

Figure 20-14: Interrupt Request Hold



Remarks: 1. Instruction N: Instruction that holds interrupts requests

- 2. Instruction M: Instructions other than interrupt request pending instruction
- 3. The xxPR (priority level) values do not affect the operation of xxIF (interrupt request).

[MEMO]

Chapter 21 Standby Function

21.1 Standby Function and Configuration

21.1.1 Standby function

The standby function is designed to decrease the power consumption of the system. The following two modes are available.

(1) HALT mode

HALT instruction execution sets the HALT mode. The HALT mode is intended to stop the CPU operation clock. System clock oscillator continues oscillation. In this mode, current consumption cannot be decreased as much as in the STOP mode. The HALT mode is capable of restart immediately upon interrupt request and to carry out intermittent operations such as watch applications.

(2) STOP mode

STOP instruction execution sets the STOP mode. In the STOP mode, the main system clock oscillator stops and the whole system stops. CPU current consumption can be considerably decreased.

Data memory low-voltage hold is possible. Thus, the STOP mode is effective to hold data memory contents with ultra-low current consumption. Because this mode can be cleared upon interrupt request, it enables intermittent operations to be carried out.

However, because a wait time is necessary to secure an oscillation stabilization time after the STOP mode is cleared, select the HALT mode if it is necessary to start processing immediately upon interrupt request.

In any mode, all the contents of the register, flag, and data memory just before entering the standby mode are held. The input/output port output latch and output buffer status are also held.

Cautions: 1. When proceeding to the STOP mode, be sure to stop the peripheral hardware operation and execute the STOP instruction afterwards.

2. The following sequence is recommended for power consumption reduction of the A/D converter when the standby function is used: first clear bit 7 (ADCS1) of ADM1 to 0 to stop the A/D conversion operation, and then execute the HALT or STOP Instruction.

21.1.2 Standby function control register

A wait time after the STOP mode is cleared upon interrupt request till the oscillation stabilizes is controlled with the oscillation stabilization time select register (OSTS).

OSTS is set with an 8-bit memory manipulation instruction.

RESET input sets OSTS to 04H.

However, it takes 217/f_X until the STOP mode is cleared by RESET input.


Figure 21-1: Oscillation Stabilization Time Select Register Format

Symbol	7	6	5	4	3	2	1	0	Address	After Rese	t R/W
OSTS	0	0	0	0	0	OSTS2	OSTS1	OSTS0	FFFAH	04H	R/W

OSTS2	OSTS1	OSTS0	Selection of Oscillation Stabilization Time when STOP Mode is Released
0	0	0	2 ¹² /f _χ (512 μs)
0	0	1	2 ¹⁴ /f _X (2 ms)
0	1	0	2 ¹⁵ /f _X (4.1 ms)
1	1	1	2 ¹⁶ /f _X (8.9 ms)
1	0	0	2 ¹⁷ /f _X (16.38 ms)
Oth	Other than above		Setting prohibited

Caution: The wait time after STOP mode clear does not include the time (see "a" in the Figure 21-2 below) from STOP mode clear to clock oscillation start, regardless of clearance by RESET input or by interrupt generation.

Figure 21-2: Standby Timing



Remarks: 1. f_X: Main system clock oscillation frequency

2. Values in parentheses apply to operating at $f_X = 8.00 \text{ MHz}$

21.2 Standby Function Operations

21.2.1 HALT mode

(1) HALT mode set and operating status

The HALT mode is set by executing the HALT instruction. The operating status in the HALT mode is described below.

Table 21-1: HALT Mode Operating Status

HALT mode setting	
	HALT execution during main system clock operation
Item	
Clock generator	Main clock is oscillating / Clock supply to the CPU stops
CPU	Operation stops
Port (output latch)	Status before HALT mode setting is held
16-bit timer (TM2)	Operable
8-bit timer event counter (TM50/TM51/TM52)	Operable
Watch timer	Operable
Watchdog timer	Operable
A/D converter	Operation stops
Serial I/F (SIO30, SIO31)	Operable
Serial I/F (UART)	Operable
CAN	Operation stops
Sound generator	Operable
External interrupt (INTP0 to INTP2)	Operable
LCD - C/D	Operable
Meter - C/D	Operable


(2) HALT mode clear

The HALT mode can be cleared with the following four types of sources.

(a) Clear upon unmasked interrupt request

An unmasked interrupt request is used to clear the HALT mode. If interrupt acknowledge is enabled, vectored interrupt service is carried out. If disabled, the next address instruction is executed.

Figure 21-3: HALT Mode Clear upon Interrupt Generation



Remarks: 1. The broken line indicates the case when the interrupt request which has cleared the standby status is acknowledged.

2. Wait time will be as follows:

When vectored interrupt service is carried out : 8 to 9 clocks
When vectored interrupt service is not carried out : 2 to 3 clocks

(b) Clear upon non-maskable interrupt request

The HALT mode is cleared and vectored interrupt service is carried out whether interrupt acknowledge is enabled or disabled.

(c) Clear upon RESET input

As is the case with normal reset operation, a program is executed after branch to the reset vector address.

Wait HALT Instruction (2¹⁷/f_x: 16.38 ms) RESET Signal Oscillation Stabilization Operating Reset Operating **HALT Mode** Wait Status Mode Period Mode Oscillation Oscillation Oscillation Clock

Figure 21-4: HALT Mode Release by RESET Input

Remarks: 1. f_X: Main system clock oscillation frequency

2. Values in parentheses apply to operation at $f_X = 8.0 \text{ MHz}$

Release Source MKxx **PRxx** ΙE ISP Operation 0 0 0 Next address instruction execution Х 0 0 1 х Interrupt service execution 0 1 0 1 Maskable interrupt request Next address instruction execution 0 0 1 Х 0 1 1 1 Interrupt service execution 1 HALT mode hold Х Х Х Non-maskable interrupt request Interrupt service execution Х Х **RESET** input Х х Reset processing

Table 21-2: Operation after HALT Mode Release

Remark: x: Don't care

21.2.2 STOP mode

(1) STOP mode set and operating status

The STOP mode is set by executing the STOP instruction. It can be set only with the main system clock.

- Cautions: 1. When the STOP mode is set, the X2 pin is internally connected to V_{DD} via a pullup resistor to minimize leakage current at the crystal oscillator. Thus, do not use the STOP mode in a system where an external clock is used for the main system clock.
 - 2. If there is an interrupt source with the interrupt request flag set and the interrupt mask flag reset, the standby mode is immediately cleared. Thus, the STOP mode is reset to the HALT mode immediately after execution of the STOP instruction. After the wait time set using the oscillation stabilization time select register (OSTS), the operating mode is set.

The operating status in the STOP mode is described below.

Table 21-3: STOP Mode Operating Status

OP mode setting

STOP mode setting	STOP evenution during main system clock energtion
Item	STOP execution during main system clock operation
Clock generator	Main system clock stops oscillation
CPU	Operation stops
Port (output latch)	Status before STOP mode setting is held
16-bit timer (TM2)	Operation stops
8-bit timer/event counter (TM50, TM51)	Operable when TI50 or TI51 are selected as count clock
8-bit timer (TM52)	Operation stops
Watch timer	Operation stops
Watchdog timer	Operation stops
A/D converter	Operation stops
Serial I/F (SIO30, SIO31)	Operable at external SCK
Serial I/F (UART)	Operation stops
CAN	Operation stops
Sound generator	Operation stops
External interrupt (INTP0 to INTP2)	Operable
LCD - C/D	Operation stops
Meter - C/D	Operation stops


(2) STOP mode release

The STOP mode can be cleared with the following three types of sources.

(a) Release by unmasked interrupt request

An unmasked interrupt request is used to release the STOP mode. If interrupt acknowledge is enabled after the lapse of oscillation stabilization time, vectored interrupt service is carried out. If interrupt acknowledge is disabled, the next address instruction is executed.

Figure 21-5: STOP Mode Release by Interrupt Generation



Remark: The broken line indicates the case when the interrupt request which has cleared the standby status is acknowledged.

(b) Release by RESET input

Clock

The STOP mode is cleared and after the lapse of oscillation stabilization time, reset operation is carried out.

Wait STOP Instruction $(2^{17}/f_x:16.38 \text{ ms})$ RESET Signal Oscillation Stabilization Operating Operating Reset Mode STOP Mode Period Wait Status Mode Oscillation Oscillation Stop Oscillation

Figure 21-6: Release by STOP Mode RESET Input

Remarks: 1. f_X : Main system clock oscillation frequency

2. Values in parentheses apply to operation at $f_X = 8.0 \text{ MHz}$

Release Source MKxx **PRxx** ΙE **ISP** Operation 0 0 0 Next address instruction execution 0 0 1 Interrupt service execution Х 0 0 1 1 Maskable interrupt request Next address instruction execution 0 1 Х 0 0 1 1 1 Interrupt service execution 1 STOP mode hold Х Х Х **RESET** input Х Reset processing Х

Table 21-4: Operation after STOP Mode Release

Remark: x: Don't care

Chapter 22 Reset Function

22.1 Reset Function

The following two operations are available to generate the reset signal.

- External reset input with RESET pin
- Internal reset by watchdog timer overrun time detection

External reset and internal reset have no functional differences. In both cases, program execution starts at the address at 0000H and 0001H by RESET input.

When a low level is input to the RESET pin or the watchdog timer overflows, a reset is applied and each hardware is set to the status as shown in Table 23-1. Each pin has high impedance during reset input or during oscillation stabilization time just after reset clear.

When a high level is input to the $\overline{\text{RESET}}$ input, the reset is cleared and program execution starts after the lapse of oscillation stabilization time ($2^{17}/f_X$). The reset applied by watchdog timer overflow is automatically cleared after a reset and program execution starts after the lapse of oscillation stabilization time ($2^{17}/f_X$) (see Figure 22-2, "Timing of Reset Input by RESET Input," on page 382, Figure 22-3, "Timing of Reset due to Watchdog Timer Overflow," on page 382, and Figure 22-4, "Timing of Reset Input in STOP Mode by RESET Input," on page 383).

Cautions: 1. For an external reset, apply a low level for 10 μ s or more to the RESET pin.

- 2. During reset the main system clock oscillation remains stopped but the subsystem clock oscillation continues.
- 3. When the STOP mode is cleared by reset, the STOP mode contents are held during reset. However, the port pin becomes high-impedance.




Figure 22-1: Block Diagram of Reset Function

Figure 22-2: Timing of Reset Input by RESET Input





Figure 22-3: Timing of Reset due to Watchdog Timer Overflow






Figure 22-4: Timing of Reset Input in STOP Mode by RESET Input

Table 22-1: Hardware Status after Reset (1/3)

	Status after Reset				
Program counter (PC) ^{Note 1}	The contents of reset vector tables (0000H and 0001H) are set				
Stack pointer (SP)		Undefined			
Program status word (PSW)		02H			
	Data memory	Undefined ^{Note 2}			
RAM	General register	Undefined ^{Note 2}			
	LCD Display Data Memory	Note 4			
Port (Output latch)	ort (Output latch) Ports 0, 2, 3, 4, 5, 6, 8, 9 (P0, P2, P3, P4, P5,P6, P8, P9)				
Port mode register (PM0, PM2	FFH				
Pull-up resistor option register	(PU0, PU3, PU4, PU6, PU8, PU9)	00H			
Port function selection (PF3, P	F4, PF8, PF9)	00H			
Processor clock control registe	r (PCC)	04H			
Memory size switching register	(IMS)	CFH			
Internal expansion RAM size s	witching register (IXS)	Note 3			
Oscillation stabilization time se	lect register (OSTS)	04H			
	Timer register (TM2)	00H			
16-bit timer/event counter 2	Capture control register (CR20, CR21, CR22)	00H			
10-bit timer/event counter 2	Prescaler mode register (PRM2)	00H			
	Mode control register (TMC2)	00H			

Notes: 1. During reset input or oscillation stabilization time wait, only the PC contents among the hardware statuses become undefined. All other hardware statuses remains unchanged after reset.

- 2. The post-reset status is held in the standby mode.
- **3.** The value after RESET depends on the product (see Table 23-4, "Values when the Internal Expansion RAM Size Switching Register is Reset," on page 389)
- 4. RESET clears the LCD Display Data Memory to 00H.

Chapter 22 Reset Function

Table 22-1: Hardware Status after Reset (2/3)

	Hardware	Status after Reset
	Timer register (TM50, TM51, TM52)	00H
8-bit timer/event counters 50.	Compare register (CR50, CR51, CR52)	00H
51 and 52	Clock select register (TCL50, TCL51, TCL52)	00H
	Mode control register (TMC50, TMC51, TMC52)	00H
Watch timer	Mode register (WTM)	00H
Matabala a timo r	Clock selection register (WDCS)	00H
Watchdog timer	Mode register (WDTM)	00H
PCL clock output	Clock output selection register (CKS)	00H
	Control register (SGCR)	00H
Sound generator	Amplitude control (SGAM)	00H
	Buzzer control (SGBC)	00H
	Operating mode register (CSIM30, CSIM31)	00H
	Shift register (SIO30, SIO31)	00H
	Serial interface switch register (SIOSWI)	00H
Carial interfere	Asynchronous mode register (ASIM0)	00H
Serial interface	Asynchronous status register (ASIS0)	00H
	Baudrate generator control register (BRGL0)	00H
	Transmit shift register (TXS0)	FELL
	Receive buffer register (RXB0)	FFH
	Mode register (ADM1)	00H
	Conversion result register (ADCR1)	00H
A/D converter	Input select register (ADS1)	00H
7 V D CONVOICE	Power Fail Comparator Mode Register (PFM)	00H
	Power Fail Comparator Transload Register (PFT)	00H
LCD-controller/driver	Mode register (LCDM)	00H
LCD-controller/driver	Control register (LCDC)	00H
	Request flag register (IF0L, IF0H, IF1L)	00H
	Mask flag register (MK0L, MK0H, MK1L)	FFH
Interrupt	Priority specify flag register (PR0L, PR0H, PR1L)	FFH
	External interrupt rising edge register (EGP)	00H
	External interrupt falling edge register (EGN)	00H
Flash self-programming	Flash self-programming mode control register (FLPMC)	08H
ı iasıi seii-programınıng	Self-programming and oscillation control register (SPOC)	08H

Chapter 22 Reset Function

Table 22-1: Hardware Status after Reset (3/3)

	Hardware	Status after Reset
	Control register (CANC)	01H
	Transmit control register (TCR)	00H
	Receive message register (RMES)	00H
	Redefinition register (REDEF)	00H
	Error status register (CANES)	00H
	Transmit error counter register (TEC)	00H
CAN	Receive error counter register (REC)	00H
CAN	Message count register (MCNT)	00H
	Bit rate prescaler register (BRPRS)	3FH
	Synchronous control register (SYNC0)	18H
	Synchronous control register (SYNC1)	0EH
	Mark control register (MASKC)	00H
	Counter Register (SMCNT)	00H
	PWM timer control register (MCNTC)	00H
	Port mode control register	00H
Stepper Motor controller/driver (Instrument C10)	8 bit compare register (MCMP10, MCMP11, MCMP20, MCMP21, MCMP30, MCMP31, MCMP40, MCMP41)	00H
	Compare control register (MCMPC1, MCMPC2, MCMPC3, MCMPC4)	00H
	Meter controller/driver clock switch register (SMSWI)	00H

[MEMO]

Chapter 23 µPD78F0828A and Memory Definition

The flash memory versions of the $\mu PD780828A$ Subseries includes the $\mu PD78F0828A$.

The μ PD78F0828A replaces the internal mask ROM of the μ PD780828A with flash memory to which a program can be written, deleted and overwritten while mounted on the PCB. Table 23-1 lists the differences among the μ PD78F0828A and the mask ROM versions.

Table 23-1: Differences among μPD78F0828A and Mask ROM Versions

Item	μPD78F0828A	Mask ROM Versions		
IC pin	None	Available		
V _{PP} pin	Available	None		
Electrical characteristics	Please refer to Chapter 25 "Electrical Specifica tions" on page 411 of this document.			

Caution: Flash memory versions and mask ROM versions differ in their noise tolerance and noise emission. If replacing flash memory versions with mask ROM versions when changing from test production to mass production, be sure to perform sufficient evaluation with CS versions (not ES versions) of mask ROM versions.

23.1 Memory Size Switching Register (IMS)

* This register specifies the internal memory size by using the memory size switching register (IMS), so that the same memory map as on the mask ROM version can be achieved by using the flash device.

IMS is set with an 8-bit memory manipulation instruction.

RESET input sets this register to CFH.

* Caution: When later on a mask device of the μPD780828A Subseries is selected, be sure to set the value for this mask device as specified in Table 23-2 to IMS. Other settings are prohibited.

Figure 23-1: Memory Size Switching Register Format

Symbol	7	6	5	4	3	2	1	0	Address	After Rese	t R/W
IMS	RAM2	RAM1	RAM0	0	ROM3	ROM2	ROM1	ROM0	FFF0H	CFH	R/W

ROM3	ROM2	ROM1	ROM0	Internal ROM size selection
1	0	0	0	32 K bytes
1	1	0	0	48 K bytes
1	1	1	1	60 K bytes
	Other that	an above	Setting prohibited	

RAM2	RAM1	RAM0	Internal high-speed RAM size selection
1	1	0	1024 bytes
Other than above			Setting prohibited

- * Notes: 1. The values to be set after reset depend on the product (See Table 23-2).
 - 2. Even if the flash version has a memory size of 59.5 K flash memory, the register has to be set to a flash memory size of 60 K.

Table 23-2: Values to be set after Reset for the Memory Size Switching Register

Part Number	Reset Value
μPD780824B	C8H
μPD780826B	ССН
μPD780828B	CFH
μPD78F0828B	CFH

23.2 Internal Expansion RAM Size Switching Register

The μ PD78F0828A allows users to define its internal extension RAM size by using the internal expansion RAM size switching register (IXS), so that the same memory mapping as that of a mask ROM version with a different internal expansion RAM is possible.

The IXS is set by an 8-bit memory manipulation instruction.

RESET signal input sets IXS to the value indicated in Table 23-4.

Caution: When later on a mask device of the µPD780828A Subseries is selected, be sure to set the value for this mask device as specified in Table 23-2 to IMS. Other settings are prohibited.

Figure 23-2: Internal Expansion RAM Size Switching Register Format

Symbol	7	6	5	4	3	2	1	0	Address	After Reset	R/W
IXS	0	0	0	0	IXRAM3	IXRAM2	IXRAM1	IXRAM0	FFF4H	Note 1	R/W

IXRAM3	IXRAM2	IXRAM1	IXRAM0	Internal Expansion RAM capacity selection
1	0	1	1	480 bytes
1	1 0 0 0		0	2016 bytes
	Other that	an above		Setting prohibited

- * Notes: 1. The values after Reset depend on the product (see Table 23-4).
 - 2. The value which is set in the IXS that has the identical memory map to the mask ROM versions is given in Table 23-3.

Table 23-3: Examples of internal Expansion RAM Size Switching Register Settings

Relevant Mask ROM Version	IXS Setting
μPD780824A	0BH
μPD780826A	0BH
μPD780828A	08H
μPD78F0828A	08H

Table 23-4: Values when the Internal Expansion RAM Size Switching Register is Reset

Part Number	Reset Value
μPD780824A	0CH
μPD780826A	0CH
μPD780828A	0CH
μPD78F0828A	08H

*

23.3 Self-Programming and Oscillation Control Register

The $\mu PD78F0828A$ allows users to reduce the power consumption in HALT mode by a selection of the clock supply of the flash memory.

The SPOC register is set with an 8-bit memory manipulation instruction.

RESET signal input sets SPOC to 08H.

Figure 23-3: Self-Programming and Oscillation Control Register Format

Symbol	7	6	5	4	3	2	1	0	Address	After Reset	t R/W
SPOC	0	0	0	0	0	0	HCSEL1	HCSEL0	FF51H	08H	R/W

HCSEL1	HCSEL0	HALT Mode Clock Select
0	0	f _X /2 ⁴ (500 KHz)
0	1	f _X /2 ⁵ (250 KHz)
1	0	f _X /2 ⁶ (125 KHz)
1	1	f _X /2 ⁷ (62.5 KHz)

23.4 Flash memory programming with flash programmer

On-board writing of flash memory (with device mounted on target system) is supported.

On-board writing is done after connecting a dedicated flash writer to the host machine and the target system.

Moreover, writing to flash memory can also be performed using a flash memory writing adapter connected to flash programmer.

23.4.1 Selection of transmission method

Writing to flash memory is performed using flash programmer and serial communication. Select the transmission method for writing from Table 23-5. For the selection of the transmission method, a format like the one shown in Figure 23-4 is used. The transmission methods are selected with the V_{PP} pulse numbers shown in Table 23-5.

Transmission Method	Number of Channels	Pin Used	Number of V _{PP} Pulses
3-wire serial I/O (SIO30)	1	SI30/P37, SO30/P36, SCK30/P35	0
3-wire serial I/O (SIO30) with Handshake	1	SI30/P37, SO30/P36, SCK30/P35, Handshake/P34	3
UART	1	RXD0/P62, TXD0/P63	8

Table 23-5: Transmission Method List

Cautions: 1. Be sure to select the number of V_{PP} pulses shown in Table 23-5 for the transmission method.

2. If performing write operations to flash memory with the UART transmission method, set the main system clock oscillation frequency to 3 MHz or higher.




Figure 23-4: Transmission Method Selection Format

23.4.2 Initialization of the programming mode

When V_{PP} reaches up to 10 V with \overline{RESET} terminal activated, on-board programming mode becomes available.

After release of RESET, the programming mode is selected by the number of V_{PP} pulses.

23.4.3 Flash memory programming function

Flash memory writing is performed through command and data transmit/receive operations using the selected transmission method. The main functions are listed in Table 23-6.

Table 23-6: Main Functions of Flash Memory Programming

Function	Description
Reset	Detects write stop and transmission synchronization
Chip verify	Compares the entire memory contents and input data
Chip internal verify	Compares the entire memory contents internally
Chip blank check	Checks the deletion status of the entire flash memory
High-speed write	Performs writing to the flash memory according to the write start address and the number of write data (bytes)
Continuous write	Performs successive write operations using the data input with high- speed write operation
Chip pre-write	Performs the write operation with 00H to the entire flash memory
Area verify	Compares the entire flash area contents and input data
Area internal verify	Compares the entire flash area contents internally
Area erase	Erases the entire flash area
Area write back	Performs the write back function after the erase of the flash area
Area blank check	Checks the deletion status of the entire flash area
Area pre-write	Performs the write operation with 00H to the entire flash area
Oscillation frequency setting	Inputs the resonator oscillation frequency information
Erase time setting	Defines the flash memory erase time
Baudrate setting	Sets the transmission rate when the UART method is used
Write back time setting	Defines the flash memory write back time
Silicon signature read	Outputs the device name, memory capacity, and device block information

23.4.4 Flash programmer connection

Connection of flash programmer and μ PD78F0828A differs depending on communication method (3-wire serial I/O, UART). Each case of connection shows in Figures 23-5, 23-6 and 23-7.




Figure 23-5: Connection of using the 3-Wire SIO30 Method

Figure 23-6: Connection of using the 3-Wire SIO30 Method with Handshake





Figure 23-7: Connection of using the UART Method



V_{PP} : Programming voltage applied from the on-board programming tool.

RESET : A RESET is generated and the device is set to the on-board programming mode.

System clock CLK, X1

The CPU clock for the device CLK may be supplied by the on-board program tool.
Alternatively the crystal or ceramic oscillator on the target H/W can be used in the on-board programming mode. The external system clock has to be connected with

the X1 pin on the device.

 $V_{\mbox{\scriptsize DD}}$: The power supply for the device may be supplied by the on-board program tool.

Alternatively the power supply on the target H/W can be used in the on-board

programming mode.

GND : Ground level V_{SS}.

SCK30 : Serial clock generated by the on-board programming tool.

SI30 : Serial data sent by the on-board programming tool.

SO30 : Serial data sent by the device.

RXD : Serial data sent by the on-board programming tool.

TXD : Serial data sent by the device.

HS : Handshake line.

23.4.5 Flash programming precautions

- Please make sure that the signals used by the on-board programming tool do not conflict with other devices on the target H/W.
- A read functionality is not supported because of software protection. Only a verify operation of
 the whole Flash EPROM is supported. In verify mode data from start address to final address
 has to be supplied by the programming tool. The device compares each data with on-chip flash
 content and replies with a signal for O.K. or not O.K.

23.5 Flash Self-Programming Control

The μ PD78F0828A provides the secure self-programming with real-time support. further details are provided in an application note (U14995E).

23.5.1 Flash Self-Programming Mode Control Register

The flash programming mode control register allows to enable/disable the self-programming mode of the $\mu PD78F0828A$.

The FLPMC register is set with an 8-bit memory manipulation instruction.

RESET input sets FLPMC to 08H.

Figure 23-8: Flash Self-Programming Mode Control Register Format

Symbol	7	6	5	4	3	2	1	0	Address	After Rese	t R/W
FLPMC	0	0	0	0	1	V_{PP}	0	FLSPM0	FF50H	08H	R/W

V _{PP}	Programming Voltage Detected
0	No
1	Yes

FLSPM0	Self-Programming Mode Selection
0	Normal operation mode
1	Self-programming mode

Remark: The bit V_{PP} is a read-only flag.

[MEMO]

Chapter 24 Instruction Set

This chapter describes each instruction set of the μ PD780828A subseries as list table. For details of its operation and operation code, refer to the separate document "78K/0 series USER'S MANUAL - Instruction (U12326E)."

24.1 Legends Used in Operation List

24.1.1 Operand identifiers and description methods

Operands are described in "Operand" column of each instruction in accordance with the description method of the instruction operand identifier (refer to the assembler specifications for detail). When there are two or more description methods, select one of them. Alphabetic letters in capitals and symbols, #, !, \$ and [] are key words and must be described as they are. Each symbol has the following meaning.

• # : Immediate data specification

• ! : Absolute address specification

• \$: Relative address specification

• []: Indirect address specification

In the case of immediate data, describe an appropriate numeric value or a label. When using a label, be sure to describe the #, !, \$, and [] symbols.

For operand register identifiers, r and rp, either function names (X, A, C, etc.) or absolute names (names in parentheses in the table below, R0, R1, R2, etc.) can be used for description.

Table 24-1: Operand Identifiers and Description Methods

Identifier	Description Method
r	X (R0), A (R1), C (R2), B (R3), E (R4), D (R5), L (R6), H (R7)
rp	AX (RP0), BC (RP1), DE (RP2), HL (RP3)
sfr	Special-function register symbol ^{Note}
sfrp	Special-function register symbol (16-bit manipulatable register even addresses only) Note
saddr	FE20H-FF1FH Immediate data or labels
saddrp	FE20H-FF1FH Immediate data or labels (even address only)
addr16	0000H-FFFFH Immediate data or labels (Only even addresses for 16-bit data transfer instructions)
addr11	0800H-0FFFH Immediate data or labels
addr5	0040H-007FH Immediate data or labels (even address only)
word	16-bit immediate data or label
byte	8-bit immediate data or label
bit	3-bit immediate data or label
RBn	RB0 to RB3

Note: Addresses from FFD0H to FFDFH cannot be accessed with these operands.

Remark: For special-function register symbols, refer to Table 3-5, "Special Function Register List," on page 67.

24.1.2 Description of "operation" column

A : A register; 8-bit accumulator

X : X register
B : B register
C : C register
D : D register
E : E register
H : H register
L : L register

AX : AX register pair; 16-bit accumulator

BC : BC register pair
DE : DE register pair
HL : HL register pair
PC : Program counter
SP : Stack pointer

PSW: Program status word

CY: Carry flag

AC : Auxiliary carry flag

Z : Zero flag

RBS : Register bank select flag
IE : Interrupt request enable flag

NMIS: Non-maskable interrupt servicing flag

() : Memory contents indicated by address or register contents in parentheses

XH, XL : Higher 8 bits and lower 8 bits of 16-bit register

: Logical product (AND): Logical sum (OR)

: Exclusive logical sum (exclusive OR)

---: Inverted data

addr16: 16-bit immediate data or label

jdisp8 : Signed 8-bit data (displacement value)

25.1.3 Description of "flag operation" column

(Blank): Not affected
0: Cleared to 0
1: Set to 1

X : Set/cleared according to the resultR : Previously saved value is restored

24.2 Operation List

Table 24-2: Operation List (1/8)

Instruction	Mnemonic	nic Operands		С	lock	Operation	Flag		
Group	Milemonic	Operands	Byte	Note 1	Note 2	Operation	Z	AC	CY
		r, #byte	2	4	-	r← byte			
		saddr, #byte	3	6	7	(saddr) ← byte			
		sfr, #byte	3	-	7	str ← byte			
		A, r Note 3	1	2	-	A ← r			
		r, A Note 3	1	2	-	$r \leftarrow A$			
		A, saddr	2	4	5	A ←(saddr)			
		saddr, A	2	4	5	(saddr) ← A			
		A, sfr	2	-	5	A ← sfr			
		sfr, A	2	-	5	sfr ← A			
		A, !addr16	3	8	9 + n	A ← (addr16)			
		!addr16, A	3	8	9 + m	(addr16) ← A			
	MOV	PSW, #byte	3	-	7	PSW ← byte	×	×	×
		A, PSW	2	-	5	A ← PSW			
		PSW, A	2	-	5	PSW ← A	×	×	×
		A, [DE]	1	4	5 + n	$A \leftarrow (DE)$			
8-bit data		[DE], A	1	4	5 + m	(DE) ← A			
transfer		A, [HL]	1	4	5 + n	$A \leftarrow (HL)$			
		[HL], A	1	4	5 + m	(HL) ← A			
		A, [HL + byte]	2	8	9 + n	A ← (HL + byte)			
		[HL + byte], A	2	8	9 + m	(HL + byte) ← A			
		A, [HL + B]	1	6	7 + n	A ← (HL + B)			
		[HL + B], A	1	6	7 + m	(HL + B) ← A			
		A, [HL + C]	1	6	7 + n	A ← HL + C)			
		[HL + C], A	1	6	7 + m	(HL + C) ← A			
		A, r Note 3	1	2	-	$A \leftrightarrow r$			
		A, saddr	2	4	6	$A \leftrightarrow (saddr)$			
		A, sfr	2	-	6	$A \leftrightarrow (sfr)$			
		A, !addr16	3	8	10+n+m	A ↔ (addr16)			
	XCH	A, [DE]	1	4	6+n+m	$A \leftrightarrow (DE)$			
		A, [HL]	1	4	6+n+m	$A \leftrightarrow (HL)$			
		A, [HL + byte]	2	8	10+n+m	$A \leftrightarrow (HL + byte)$			
		A, [HL + B]	2	8	10+n+m	$A \leftrightarrow (HL + B)$			
		A, [HL + C]	2	8	10+n+m	$A \leftrightarrow (HL + C)$			

Notes: 1. When the internal high-speed RAM area is accessed or instruction with no data access

- 2. When an area except the internal high-speed RAM area is accessed.
- **3.** Except "r = A"
- 4. Only when rp = BC, DE or HL

- 2. This clock cycle applies to internal ROM program.
- 3. n is the number of waits when external memory expansion area is read from.
- 4. m is the number of waits when external memory expansion area is written to.

Chapter 24 Instruction Set

Table 24-2: Operation List (2/8)

Instruction Mnemonic		Operands E	Byte	Clock		Operation	Flag		
Group	Willemonic	Operands	Dyte	Note 1	Note 2	Operation	Z	AC	CY
		rp, #word	3	6	-	$rp \leftarrow word$			
		saddrp, #word	4	8	10	(saddrp) ← word			
		sfrp, #word	4	-	10	$sfrp \leftarrow word$			
		AX, saddrp	2	6	8	AX ← (saddrp)			
		saddrp, AX	2	6	8	(saddrp) ← AX			
16-bit data	MOVW	AX, sfrp	2	-	8	$AX \leftarrow sfrp$			
transfer		sfrp, AX	2	-	8	$sfrp \leftarrow AX$			
		AX, rp Note 4	1	4	-	AX ← rp			
		rp, AX Note 4	1	4	-	rp ← AX			
		AX, !addr16	3	10	12 + 2n	AX ← (addr16)			
		!addr16, AX	3	10	12 + 2m	(addr16) ← AX			
	XCHW	AX, rp Note 4	1	4	-	$AX \times rp$			
		A, #byte	2	4	-	A, CY ← A + byte	×	×	×
		saddr, #byte	3	6	8	(saddr), CY ← (saddr) + byte	×	×	×
		A, r Note 3	2	4	-	A, CY ← A + r	×	×	×
		r, A	2	4	-	$r, CY \leftarrow r + A$	×	×	×
	\DD	A, saddr	2	4	5	A, CY ← A + (saddr)	×	×	×
	, lob	A, !addr16	3	8	9 + n	A, CY ← A + (addr16)	×	×	×
		A, [HL]	1	4	5 + n	A, CY ← A + (HL)	×	×	×
		A, [HL + byte]	2	8	9 + n	A, CY ← A + (HL + byte)	×	×	×
		A, [HL + B]	2	8	9 + n	$A, CY \leftarrow A + (HL + B)$	×	×	×
8-bit		A, [HL + C]	2	8	9 + n	$A, CY \leftarrow A + (HL + C)$	×	×	×
operation		A, #byte	2	4	1	$A, CY \leftarrow A + byte + CY$	×	×	×
		saddr, #byte	3	6	8	(saddr), $CY \leftarrow$ (saddr) + byte + CY	×	×	×
		A, r Note 3	2	4	-	$A, CY \leftarrow A + r + CY$	×	×	×
		r, A	2	4	-	$r, CY \leftarrow r + A + CY$	×	×	×
	ADDC	A, saddr	2	4	5	A, CY ← A + (saddr) + CY	×	×	×
	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	A, !addr16	3	8	9 + n	A, CY ← A + (addr16) + CY	×	×	×
		A, [HL]	1	4		$A, CY \leftarrow A + (HL) + CY$	×	×	×
		A, [HL + byte]	2	8	9 + n	A, CY ← A + (HL + byte) + CY	×	×	×
		A, [HL + B]	2	8	9 + n	$A, CY \leftarrow A + (HL + B) + CY$	×	×	×
Natar 4		A, [HL + C]	2	8	9 + n	$A, CY \leftarrow A + (HL + C) + CY$	×	×	×

Notes: 1. When the internal high-speed RAM area is accessed or instruction with no data access

- 2. When an area except the internal high-speed RAM area is accessed.
- **3.** Except "r = A"
- **4.** Only when rp = BC, DE or HL

- 2. This clock cycle applies to internal ROM program.
- **3.** n is the number of waits when external memory expansion area is read from.
- 4. m is the number of waits when external memory expansion area is written to.

Chapter 24 Instruction Set

Table 24-2: Operation List (3/8)

Instruction	Managania	On a ran da	Durka	С	lock	Orașetian		Flag	J
Group	Mnemonic	Operands	Byte	Note 1	Note 2	Operation	Z	AC	CY
		A, #byte	2	4	-	A, CY ← A - byte	×	×	×
		saddr, #byte	3	6	8	(saddr), CY ← (saddr) - byte	×	×	×
		A, r Note 3	2	4	-	A, CY ← A - r	×	×	×
		r, A	2	4	-	r, CY ← r - A	×	×	×
	SUB	A, saddr	2	4	5	A, CY ← A - (saddr)	×	×	×
	ООВ	A, !addr16	3	8	9 + n	A, CY ← A - (addr16)	×	×	×
		A, [HL]	1	4	5 + n	A, CY ← A - (HL)	×	×	×
		A, [HL + byte]	2	8	9 + n	A, CY ← A - (HL + byte)	×	×	×
		A, [HL + B]	2	8	9 + n	$A, CY \leftarrow A - (HL + B)$	×	×	×
		A, [HL + C]	2	8	9 + n	$A, CY \leftarrow A - (HL + C)$	×	×	×
		A, #byte	2	4	-	$A,CY\leftarrowA\text{-}byte\text{-}CY$	×	×	×
		saddr, #byte	3	6	8	(saddr), CY ← (saddr) - byte - CY		×	×
		A, r Note 3	2	4	-	A, CY ← A - r - CY	×	×	×
		r, A	2	4	-	$r, CY \leftarrow r - A - CY$	×	×	×
8-bit	SUBC	A, saddr	2	4	5	A, CY ← A - (saddr) - CY	×	×	×
operation	ООВО	A, !addr16	3	8	9 + n	A, CY ← A - (addr16) - CY	×	×	×
		A, [HL]	1	4	5 + n	A, CY ← A - (HL) - CY	×	×	×
		A, [HL + byte]	2	8	9 + n	A, CY ← A - (HL + byte) - CY	×	×	×
		A, [HL + B]	2	8	9 + n	$A, CY \leftarrow A - (HL + B) - CY$	×	×	×
		A, [HL + C]	2	8	9 + n	$A, CY \leftarrow A - (HL + C) - CY$	×	×	×
		A, #byte	2	4	-	$A \leftarrow A \land byte$	×		
		saddr, #byte	3	6	8	$(saddr) \leftarrow (saddr) \land byte$	×		
		A, r Note 3	2	4	-	$A \leftarrow A \wedge r$	×		
		r, A	2	4	-	$r \leftarrow r \wedge A$	×		
	AND	A, saddr	2	4	5	$A \leftarrow A \wedge (saddr)$	×		
	AND	A, !addr16	3	8	9 + n	A ← A ∧ (addr16)	×		
		A, [HL]	1	4	5 + n	$A \leftarrow A \wedge (HL)$	×		
		A, [HL + byte]	2	8	9 + n	$A \leftarrow A \land (HL + byte)$	×		
		A, [HL + B]	2	8	9 + n	$A \leftarrow A \wedge (HL + B)$	×		
		A, [HL + C]	2	8	9 + n	$A \leftarrow A \wedge (HL + C)$	×		

Notes: 1. When the internal high-speed RAM area is accessed or instruction with no data access

- 2. When an area except the internal high-speed RAM area is accessed.
- **3.** Except "r = A"
- 4. Only when rp = BC, DE or HL

- 2. This clock cycle applies to internal ROM program.
- 3. n is the number of waits when external memory expansion area is read from.
- 4. m is the number of waits when external memory expansion area is written to.

Table 24-2: Operation List (4/8)

Instruction Mnemonic		Operands E	Durto	Clock		Operation	Flag		
Group	ivinemonic	Operands	Byte	Note 1	Note 2	Operation	Z	AC	CY
		A, #byte	2	4	-	$A \leftarrow A \lor byte$	×		
		saddr, #byte	3	6	8	(saddr) ← (saddr) ∨ byte	×		
		A, r Note 3	2	4	-	$A \leftarrow A \lor r$	×		
		r, A	2	4	-	$r \leftarrow r \lor A$	×		
	OR	A, saddr	2	4	5	$A \leftarrow A \lor (saddr)$	×		
	OIX	A, !addr16	3	8	9 + n	A ← A ∨ (addr16)	×		
		A, [HL]	1	4	5 + n	$A \leftarrow A \lor (HL)$	×		
		A, [HL + byte]	2	8	9 + n	$A \leftarrow A \lor (HL + byte)$	×		
		A, [HL + B]	2	8	9 + n	$A \leftarrow A \lor (HL + B)$	×		
		A, [HL + C]	2	8	9 + n	$A \leftarrow A \lor (HL + C)$	×		
		A, #byte	2	4	-	A ← A-∨ byte	×		
		saddr, #byte	3	6	8	(saddr) ← (saddr) ∨ byte	×		
		A, r Note 3	2	4	-	$A \leftarrow A \leftarrow r$	×		
		r, A	2	4	-	r ← r ∨ A	×		
8-bit	XOR	A, saddr	2	4	5	A ← A-∨ (saddr)	×		
operation	pperation	A, !addr16	3	8	9 + n	A ← A-∨ (addr16)	×		
		A, [HL]	1	4	5 + n	$A \leftarrow A \leftarrow (HL)$	×		
		A, [HL + byte]	2	8	9 + n	$A \leftarrow A \leftarrow (HL + byte)$	×		
		A, [HL + B]	2	8	9 + n	$A \leftarrow A \leftarrow (HL + B)$	×		
		A, [HL + C]	2	8	9 + n	$A \leftarrow A \lor (HL + C)$	×		
		A, #byte	2	4	-	A - byte	×	×	×
		saddr, #byte	3	6	8	(saddr) - byte	×	×	×
		A, r Note 3	2	4	-	AA - r	×	×	×
		r, A	2	4	-	r - A	×	×	×
	CMP	A, saddr	2	4	5	A - (saddr)	×	×	×
	Civii	A, !addr16	3	8	9 + n	A - (addr16)	×	×	×
		A, [HL]	1	4	5 + n	A - (HL)	×	×	×
		A, [HL + byte]	2	8	9 + n	A - (HL + byte)	×	×	×
		A, [HL + B]	2	8	9 + n	A - (HL + B)	×	×	×
		A, [HL + C]	2	8	9 + n	A - (HL + C)	×	×	×
40 hit	ADDW	AX, #word	3	6	-	$AX, CY \leftarrow AX + word$	×	×	×
16-bit operation	SUBW	AX, #word	3	6	-	$AX, CY \leftarrow AX - word$	×	×	×
poration	CMPW	AX, #word	3	6	-	AX – word	×	×	×
Multiply/	MULU	Х	2	16	-	$AX \leftarrow A \times X$			
divide	DIVUW	С	2	25	-	AX (Quotient), C (Remainder) $\leftarrow AX \div C$			

Notes: 1. When the internal high-speed RAM area is accessed or instruction with no data access

- 2. When an area except the internal high-speed RAM area is accessed.
- **3.** Except "r = A"
- 4. Only when rp = BC, DE or HL

- 2. This clock cycle applies to internal ROM program.
- 3. n is the number of waits when external memory expansion area is read from.
- 4. m is the number of waits when external memory expansion area is written to.

Table 24-2: Operation List (5/8)

Instruction	Maaaaaia	Onerende	Durka	С	lock	Operation	Fla		I
Group	Mnemonic	Operands	Byte	Note 1	Note 2	Operation	Z	AC	CY
	INC	r	1	2	-	r ← r + 1	×	×	
	IIVC	saddr	2	4	6	(saddr) ← (saddr) + 1	×	×	
Increment/	DEC	r	1	2	1	r ← r − 1	×	×	
decrement		saddr	2	4	6	(saddr) ← (saddr) − 1	×	×	
	INCW	rp	1	4	1	rp ← rp + 1			
	DECW	rp	1	4	1	rp ← rp - 1			
	ROR	A, 1	1	2	-	(CY, $A_7 \leftarrow A_0$, $A_m - 1 \leftarrow A_m$) x 1 time			×
	ROL	A, 1	1	2	-	$(CY, A_0 \leftarrow A_7, A_m + 1 \leftarrow A_m) \times 1 \text{ time}$			×
	RORC	A, 1	1	2	-	$ (CY \leftarrow A_0, A_7 \leftarrow CY, A_m - 1 \leftarrow A_m) \times 1 $ time			×
Rotate	ROLC	A, 1	1	2	-	$(CY \leftarrow A_7, A_0 \leftarrow CY, A_m + 1 \leftarrow A_m) \times 1$ time			×
	ROR4	[HL]	2	10	12+n+m	$A_{3-0} \leftarrow (HL)_{3-0}, (HL)_{7-4} \leftarrow A_{3-0}, (HL)_{3-0} \leftarrow (HL)_{7-4}$			
F	ROL4	[HL]				$A_{3-0} \leftarrow (HL)_{7-4}, (HL)_{3-0} \leftarrow A_{3-0}, (HL)_{7-4} \leftarrow (HL)_{3-0}$			
BCD adjust	ADJBA		2	4	-	Decimal Adjust Accumulator after Addition	×	×	×
DOD aujust	ADJBS		2	4	-	Decimal Adjust Accumulator after Subtract	×	×	×
		CY, saddr.bit	3	6	7	CY ← saddr.bit)			×
		CY, sfr.bit	3	-	7	CY ← sfr.bit			×
		CY, A.bit	2	4	1	CY ← A.bit			×
		CY, PSW.bit	3	-	7	CY ← PSW.bit			×
	MOV1	CY, [HL].bit	2	6	7 + n	CY ← (HL).bit			×
	IVIO V I	saddr.bit, CY	3	6	8	(saddr.bit) ← CY			
Bit		sfr.bit, CY	3	-	8	sfr.bit ← CY			
manipulate		A.bit, CY	2	4	-	A.bit ← CY			
apanate		PSW.bit, CY	3	-	8	PSW.bit ← CY	×	×	
		[HL].bit, CY	2	6	8+n+m	(HL).bit ← CY			
		CY, saddr.bit	3	6	7	CY ← CY ∧ saddr.bit)			×
		CY, sfr.bit	3	-	7	$CY \leftarrow CY \land sfr.bit$			×
	AND1	CY, A.bit	2	4	-	$CY \leftarrow CY \land A.bit$			×
		CY, PSW.bit	3	-	7	CY ← CY ∧ PSW.bit			×
		CY, [HL].bit	2	6	7 + n	CY ← CY ∧ (HL).bit			×

Notes: 1. When the internal high-speed RAM area is accessed or instruction with no data access

- 2. When an area except the internal high-speed RAM area is accessed.
- **3.** Except "r = A"
- 4. Only when rp = BC, DE or HL

- 2. This clock cycle applies to internal ROM program.
- 3. n is the number of waits when external memory expansion area is read from.
- 4. m is the number of waits when external memory expansion area is written to.

Chapter 24 Instruction Set

Table 24-2: Operation List (6/8)

Instruction	Mnemonic	Operands	Byte	С	lock	Operation	Flag		
Group	Milleriloriic	Operands	Бую	Note 1	Note 2	Operation	Z	AC	CY
		CY, saddr.bit	3	6	7	CY ← CY ∨ saddr.bit)			×
		CY, sfr.bit	3	-	7	CY ← CY ∨ sfr.bit			×
	OR1	CY, A.bit	2	4	-	$CY \leftarrow CY \lor A.bit$			×
		CY, PSW.bit	3	-	7	$CY \leftarrow CY \lor PSW.bit$			×
		CY, [HL].bit	2	6	7 + n	$CY \leftarrow CY \lor (HL).bit$			×
		CY, saddr.bit	3	6	7	CY ← CY-∨ saddr.bit)			×
		CY, sfr.bit	3	-	7	CY ← CY-∨ sfr.bit			×
	XOR1	CY, A.bit	2	4	-	CY ← CY-∨ A.bit			×
		CY, PSW.bit	3	-	7	CY ← CY-∨ PSW.bit			×
		CY, [HL].bit	2	6	7 + n	CY ← CY-∨ (HL).bit			×
D:4		saddr.bit	2	4	6	(saddr.bit) ← 1			
Bit manipulate		sfr.bit	3	-	8	sfr.bit ← 1			
mampaiato	SET1	A.bit	2	4	-	A.bit ← 1			
		PSW.bit	2	-	6	PSW.bit ← 1	×	×	×
		[HL].bit	2	6	8+n+m	(HL).bit ← 1			
		saddr.bit	2	4	6	(saddr.bit) ← 0			
		sfr.bit	3	-	8	sfr.bit ← 0			
	CLR1	A.bit	2	4	-	A.bit ← 0			
		PSW.bit	2	-	6	PSW.bit ← 0	×	×	×
		[HL].bit	2	6	8+n+m	(HL).bit ← 0			
	SET1	CY	1	2	-	CY ← 1			1
	CLR1	CY	1	2	-	CY ← 0			0
	NOT1	CY	1	2	-	CY ← CY			×

Notes: 1. When the internal high-speed RAM area is accessed or instruction with no data access

- 2. When an area except the internal high-speed RAM area is accessed.
- **3.** Except "r = A"
- 4. Only when rp = BC, DE or HL

- 2. This clock cycle applies to internal ROM program.
- 3. n is the number of waits when external memory expansion area is read from.
- 4. m is the number of waits when external memory expansion area is written to.

Table 24-2: Operation List (7/8)

Instruction Mnemonia		Operands	Byte	С	lock	Operation		Flag	<u>j</u>
Group	winemonic	Operands	Буце	Note 1	Note 2	- Operation	Z	AC	CY
	CALL	!addr16	3	7	-	$(SP-1) \leftarrow (PC+3)_H, (SP-2) \leftarrow (PC+3)_L, PC \leftarrow addr16, SP \leftarrow SP-2$			
	CALLF	!addr11	2	5	-	$(SP - 1) \leftarrow (PC + 2)_H, (SP - 2) \leftarrow (PC + 2)_L, PC_{15-11} \leftarrow 00001, PC_{10-0} \leftarrow addr11, SP \leftarrow SP - 2$			
	CALLT	[addr5]	1	6	-	$\begin{array}{l} (SP-1) \leftarrow (PC+1)_{H}, (SP-2) \leftarrow (PC+1)_{L}, PC_{H} \leftarrow (00000000, addr5+1), \\ PC_{L} \leftarrow (00000000, addr5), SP \leftarrow SP-2 \end{array}$			
Call/return	BRK		1	6	ı	$\begin{array}{l} (SP-1) \leftarrow PSW, (SP-2) \leftarrow (PC + \\ 1)_H, (SP-3) \leftarrow (PC + 1)_L, PCH \leftarrow \\ (003FH), PCL \leftarrow (003EH), SP \leftarrow SP - \\ 3, IE \leftarrow 0 \end{array}$			
	RET		1	6	-	$PC_{H} \leftarrow (SP + 1), PC_{L} \leftarrow (SP), SP \leftarrow SP + 2$			
	RETI		1	6	-	$\begin{aligned} & PC_H \leftarrow (SP+1), PC_L \ \leftarrow (SP), PSW \\ & \leftarrow (SP+2), SP \leftarrow SP+3, NMIS \ \leftarrow 0 \end{aligned}$	R	R	R
	RETB		1	6	-	$\begin{array}{l} PCH \leftarrow (SP + 1), PCL \leftarrow (SP), PSW \\ \leftarrow (SP + 2), SP \leftarrow SP + 3 \end{array}$	R	R	R
		PSW	1	2	ı	$(SP - 1) \leftarrow PSW, SP \leftarrow SP - 1$			
	PUSH	rp	1	4	-	$(SP-1) \leftarrow rp_H, (SP-2) \leftarrow rp_L, SP \leftarrow SP-2$			
o		PSW	1	2	-	$PSW \leftarrow (SP),SP \leftarrow SP + 1$	R	R	R
Stack manipulate	POP	rp	1	4	-	$rp_H \leftarrow (SP + 1), rp_L \leftarrow (SP), SP \leftarrow SP + 2$			
		SP, #word	4	-	10	SP ← word			
	MOVW	SP, AX	2	-	8	$SP \leftarrow AX$			
		AX, SP	2	-	8	AX ← SP			
Uncondi-		!addr16	3	6	1	PC ← addr16			
_	BR	\$addr16	2	6	-	PC ← PC + 2 + jdisp8			
branch		AX	2	8	-	$PC_H \leftarrow A, PCL \leftarrow X$			
	ВС	\$addr16	2	6	-	$PC \leftarrow PC + 2 + jdisp8 \text{ if } CY = 1$			
Condi- tional	BNC	\$addr16	2	6	-	$PC \leftarrow PC + 2 + jdisp8 \text{ if } CY = 0$			
branch	BZ	\$addr16	2	6	-	$PC \leftarrow PC + 2 + jdisp8 \text{ if } Z = 1$			
	BNZ		2			$PC \leftarrow PC + 2 + jdisp8 \text{ if } Z = 0$			

Notes: 1. When the internal high-speed RAM area is accessed or instruction with no data access

- 2. When an area except the internal high-speed RAM area is accessed.
- **3.** Except "r = A"
- 4. Only when rp = BC, DE or HL

- 2. This clock cycle applies to internal ROM program.
- 3. n is the number of waits when external memory expansion area is read from.
- 4. m is the number of waits when external memory expansion area is written to.

Chapter 24 Instruction Set

Table 24-2: Operation List (8/8)

Instruction	Maamania	Operands	Duto	С	lock	Operation		Flag)
Group	Mnemonic	Operands	Byte	Note 1	Note 2	Operation	Z	AC	CY
		saddr.bit, \$addr16	3	8	9	$PC \leftarrow PC + 3 + jdisp8 if(saddr.bit) = 1$			
		sfr.bit, \$addr16	4	-	11	$PC \leftarrow PC + 4 + jdisp8 \text{ if sfr.bit} = 1$			
	BT	A.bit, \$addr16	3	8	-	$PC \leftarrow PC + 3 + jdisp8 \text{ if A.bit} = 1$			
		PSW.bit, \$addr16	3	-	9	PC ← PC + 3 + jdisp8 if PSW.bit = 1			
		[HL].bit, \$addr16	3	10	11 + n	$PC \leftarrow PC + 3 + jdisp8 \text{ if (HL).bit} = 1$			
		saddr.bit, \$addr16	4	10	11	$PC \leftarrow PC + 4 + jdisp8 if(saddr.bit) = 0$			
		sfr.bit, \$addr16	4	-	11	$PC \leftarrow PC + 4 + jdisp8 \text{ if sfr.bit} = 0$			
	BF	A.bit, \$addr16	3	8	-	$PC \leftarrow PC + 3 + jdisp8 \text{ if A.bit} = 0$			
		PSW.bit, \$addr16	4	-	11	$PC \leftarrow PC + 4 + jdisp8 \text{ if PSW. bit} = 0$			
		[HL].bit, \$addr16	3	10	11 + n	$PC \leftarrow PC + 3 + jdisp8 \text{ if (HL).bit} = 0$			
						PC ← PC + 4 + jdisp8			
		saddr.bit, \$addr16	4	10	12	if(saddr.bit) = 1			
						then reset(saddr.bit)			
Condi- tional						$PC \leftarrow PC + 4 + jdisp8 \text{ if sfr.bit} = 1$			
branch		sfr.bit, \$addr16	4	-	12	then reset sfr.bit			
	BTCLR					$PC \leftarrow PC + 3 + jdisp8 \text{ if A.bit} = 1$			
		A.bit, \$addr16	3	8	-	then reset A.bit			
						$PC \leftarrow PC + 4 + jdisp8 \text{ if } PSW.bit = 1$			
		PSW.bit, \$addr16	4	-	12	then reset PSW.bit	×	×	×
						$PC \leftarrow PC + 3 + jdisp8 \text{ if (HL).bit} = 1$			
		[HL].bit, \$addr16	3	10	12+n+m	then reset (HL).bit			
		B, \$addr16	2	6	-	$B \leftarrow B - 1$, then PC \leftarrow PC + 2 + jdisp8 if B \neq 0			
	DBNZ	C, \$addr16	2	6	-	$C \leftarrow C - 1$, then $PC \leftarrow PC + 2 + \text{jdisp8 if } C \neq 0$			
		saddr. \$addr16	3	8	10	(saddr) ← (saddr) − 1, then			
	051	55				$PC \leftarrow PC + 3 + jdisp8 if(saddr) \neq 0$			
	SEL	RBn	2	4	-	RBS1, 0 ← n			
	NOP		1	2		No Operation			
CPU	EI		2	-	6	IE ← 1(Enable Interrupt)			
control	DI		2	-	6	IE ← 0(Disable Interrupt)			
	HALT		2	6	-	Set HALT Mode			
No. 4	STOP		2	6	-	Set STOP Mode			

Notes: 1. When the internal high-speed RAM area is accessed or instruction with no data access

- 2. When an area except the internal high-speed RAM area is accessed.
- **3.** Except "r = A"
- 4. Only when rp = BC, DE or HL

- 2. This clock cycle applies to internal ROM program.
- 3. n is the number of waits when external memory expansion area is read from.
- 4. m is the number of waits when external memory expansion area is written to.

24.3 Instructions Listed by Addressing Type

(1) 8-bit instructions

MOV, XCH, ADD, ADDC, SUB, SUBC, AND, OR, XOR, CMP, MULU, DIVUW, INC, DEC, ROR, ROL, RORC, ROLC, ROR4, ROL4, PUSH, POP, DBNZ

Table 24-3: 8-bit instructions

2nd Operand	#byte	A	_r Note	sfr	saddr	!addr16	PSW	[DE]	[HL]	[HL + byte] [HL + B]	\$addr16	1	None
1st Operand	" by to	, ,		0.1	Cada	.aaai 10		[52]	[]	[HL + C]	φαααιτο	•	110110
A	ADD ADDC SUB SUBC AND OR XOR CMP		MOV XCH ADD ADDC SUB SUBC AND OR XOR CMP	MOV XCH	XCH ADD ADDC SUB SUBC	MOV XCH ADD ADDC SUB SUBC AND OR XOR CMP	MOV	MOV XCH	SUB	MOV XCH ADD ADDC SUB SUBC AND OR XOR CMP		ROR ROL RORC ROLC	
г	MOV	MOV ADD ADDC SUB SUBC AND OR XOR CMP											INC DEC
B, C											DBNZ		
sfr	MOV	MOV											
saddr	MOV ADD ADDC SUB SUBC AND OR XOR CMP										DBNZ		INC DEC
!addr16		MOV											
PSW	MOV	MOV											PUSH POP
[DE]		MOV		_									
[HL]		MOV											ROR4 ROL4
[HL + byte] [HL + B] [HL + C]		MOV											
Х													MULU
С													DIVU W

Note: Except r = A

(2) 16-bit instructions

MOVW, XCHW, ADDW, SUBW, CMPW, PUSH, POP, INCW, DECW

Table 24-4: 16-bit instructions

2nd Operand	#word	AX	rp ^{Note}	sfrp	saddrp	!addr16	sp	None
1st Operand	#WOIG		rp	Siip	Saudip	:addi 10	Sρ	None
AX	ADDW SUBW CMPW		MOVW XCHW	MOVW	MOVW	MOVW	MOVW	
rp	MOVW	MOVW ^{Note}						INCW DECW PUSH POP
sfrp	MOVW	MOVW						
saddrp	MOVW	MOVW						
!addr16		MOVW						
sp	MOVW	MOVW						

Note: Only when rp = BC, DE, HL

(3) Bit manipulation instructions

MOV1, AND1, OR1, XOR1, SET1, CLR1, NOT1, BT, BF, BTCLR

Table 24-5: Bit manipulation instructions

2nd Operand	A.bit	sfr.bit	saddr.bit	PSW.bit	[HL].bit	CY	\$addr16	None
1st Operand	A.bit	SII.DIL	Saudi.bit	F 3 VV.DIL	[i iLj.bit	Ci	yauui 10	None
A.bit						MOV1	BT BF BTCLR	SET1 CLR1
sfr.bit						MOV1	BT BF BTCLR	SET1 CLR1
saddr.bit						MOV1	BT BF BTCLR	SET1 CLR1
PSW.bit						MOV1	BT BF BTCLR	SET1 CLR1
[HL].bit						MOV1	BT BF BTCLR	SET1 CLR1
CY	MOV1 AND1 OR1 XOR1	MOV1 AND1 OR1 XOR1	MOV1 AND1 OR1 XOR1	MOV1 AND1 OR1 XOR1	MOV1 AND1 OR1 XOR1			SET1 CLR1 NOT1

(4) Call/instructions/branch instructions

CALL, CALLF, CALLT, BR, BC, BNC, BZ, BNZ, BT, BF, BTCLR, DBNZ

Table 24-6: Call/instructions/branch instructions

2nd Operand	AX	!addr16	!addr11	[addr5]	\$addr16	
1st Operand	, , ,	1444111	10.00.	[a.a.a.o]	V	
Basic instruction	BR	CALL BR	CALLF	CALLT	BR BC BNC BZ BNZ	
Compound instruction					BT BF BTCLR DBNZ	

Other instructions

ADJBA, ADJBS, BRK, RET, RETI, RETB, SEL, NOP, EI, DI, HALT, STOP

[MEMO]

Chapter 25 Electrical Specifications

25.1 Absolute Maximum Ratings

(1) μ PD780824A(A), μ PD780826A(A), μ PD780828A(A), μ PD78F0828A(A) ($T_A = 25^{\circ}$ C)

(1/2)

Parameter	Symbol	Conditions			Rating	Unit	
	V_{DD}				-0.3 to + 6.0		
	V_{PP}	μPD78F0828A(A) only			-0.3 to + 11.0		
Supply voltage	AV _{DD} / AV _{REF}	$AV_{DD} = V_{DD}$			-0.3 to V _{DD} + 0.3		
	AV _{SS}				-0.3 to + 0.3		
	SMV_DD	$SMV_{DD} = V_{DD}, V_{DD} = 5 V \pm$	10%		-0.3 to + 6.0	V	
	SMV_SS				-0.3 to + 0.3		
Input voltage	V _{I1}	P00 - P03, P34 - P37, P40 P80 - P87, P90 - P97, X1,		P65,	-0.3 to V _{DD} +0.3		
Output voltage	V _O				-0.3 to V _{DD} +0.3		
Analog input voltage	V_{AN}	P10 to P14	Analog inpu	ıt pin	AV _{SS} -0.3 to AV _{DD} +0.3		
		P60			-20		
		1 pin P20-P27	-35				
High level output		P20-P27 total		Peak	-120		
		1 20-1 27 total		Effective	-80		
	I _{OH}	1 pin P50-P57			-35		
current	011			Peak	-120		
				Effective	-80		
		1 pin except P60, P20-P27	, P50-P57		-10		
		P00 - P03, P34 - P37, P40 P87, P90 - P97, CTXD total	-15				
		P60		Peak	30	1	
		1 00		Effective	20		
		1 pin P20-P27			35	mA	
		P20-P27 total		Peak	120		
		1 20-1 27 total		Effective	80		
Low level output	I _{OL} Note	1 pin P50-P57		•	35		
current	'OL	P50-P57 total		Peak	120		
		1 30-1 37 total		Effective	80		
		1 pin except P60, P20-P27	P50-P57	Peak	20		
		7 piii except 1 00, 1 20-1 21	, 1 30-1 37	Effective	10		
		P00 - P03, P34 - P37, P40		Peak	50		
		P65, P80 - P87, P90 - P97	, CTXD total	Effective	20		
Maximum current		Total through V _{DD} , SMV _{DD} µPD780826 and/or V _{SS} , SMV _{SS} µPD780828		SA(A),	180		
			μPD78F082	28A(A)	200	<u> </u>	

Chapter 25 Electrical Specifications

(2/2)

Parameter	Symbol	Conditions	Rating	Unit
Operating ambient temperature	Та		-40 to +85	
Storage temperature	Tstg	μPD780824A(A), μPD780826A(A), μPD780828A(A)	-65 to +150	°C
		μPD78F0828A(A)	-40 to +125	

Note: Effective value should be calculated as follows: [Effective value] = [Peak value] $\times \sqrt{\text{duty}}$

Caution: Product quality may suffer if the absolute maximum ratings are exceeded for even a single parameter or even momentarily, because the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage. Therefore the product must be used under conditions which ensure that the absolute maximum ratings are not exceeded.

(2) μ PD780824A(A1), μ PD780826A(A1), μ PD780828A(A1) ($T_A = 25$ °C)

These specifications are only target values and may not be satisfied by mass-produced products.

Parameter	Symbol	Conditi	ons		Rating	Unit
	V_{DD}				-0.3 to + 6.0	
	AV _{DD} / AV _{REF}	$AV_{DD} = V_{DD}$	$V_{DD} = V_{DD}$		-0.3 to V _{DD} + 0.3	
Supply voltage	AV _{SS}				-0.3 to + 0.3	
	SMV_DD	$SMV_{DD} = V_{DD}, V_{DD} = 5 V \pm$	10%		-0.3 to + 6.0	V
	SMV _{SS}			-0.3 to + 0.3	•	
Input voltage	V _{I1}		P00 - P03, P34 - P37, P40 - P47, P60 - P65, P80 - P87, P90 - P97, X1, X2, RESET			
Output voltage	V _O				-0.3 to V _{DD} +0.3	
Analog input voltage	V_{AN}	P10 to P14	Analog inpu	ut pin	AV _{SS} -0.3 to AV _{DD} +0.3	
High level output		1 pin	-10			
current	I _{OH}	P00 - P03, P20 - P27, P34 P57, P60 - P65, P80 - P87	-15			
		1 pin		Peak	20	
Low level output	. Note	i piii		Effective	10	mA
current	I _{OL} Note	P00 - P03, P20 - P27, P34 -	•	Peak	50	
		P47, P50 - P57, P60 - P65, P90 - P97, CTXD total	P80 - P87,	Effective	20	
Maximum current		Total through V_{DD} , SMV_{DD} and/or V_{SS} , SMV_{SS}			40	
Operating ambient temperature	TA			-40 to +110	°C	
Storage temperature	Тѕтс				-65 to +150	0

Note: Effective value should be calculated as follows: [Effective value] = [Peak value] $\times \sqrt{\text{duty}}$

Caution: Product quality may suffer if the absolute maximum ratings are exceeded for even a single parameter or even momentarily, because the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage. Therefore the product must be used under conditions which ensure that the absolute maximum ratings are not exceeded.

(3) μ PD780824A(A2), μ PD780826A(A2), μ PD780828A(A2) ($T_A = 25^{\circ}$ C)

These specifications are only target values and may not be satisfied by mass-produced products.

Parameter	Symbol	Conditi	ons		Rating	Unit
	V_{DD}				-0.3 to + 6.0	
	AV _{DD} / AV _{REF}	$AV_{DD} = V_{DD}$			-0.3 to V _{DD} + 0.3	
Supply voltage	AV _{SS}				-0.3 to + 0.3	
	SMV_DD	$SMV_{DD} = V_{DD}$, $V_{DD} = 5 V \pm$	10%		-0.3 to + 6.0	V
	SMV_SS			-0.3 to + 0.3		
Input voltage	V _{I1}		P00 - P03, P34 - P37, P40 - P47, P60 - P65, P80 - P87, P90 - P97, X1, X2, RESET			
Output voltage	V _O				-0.3 to V _{DD} +0.3	
Analog input voltage	V_{AN}	P10 to P14	Analog inpu	ut pin	AV _{SS} -0.3 to AV _{DD} +0.3	
High level output		1 pin	-10			
current	I _{OH}	P00 - P03, P20 - P27, P34 P57, P60 - P65, P80 - P87	-15			
		1 pin		Peak	20	
Low level output	. Note	i piii		Effective	10	mA
current	I _{OL} Note	P00 - P03, P20 - P27, P34	•	Peak	50	
		P47, P50 - P57, P60 - P65, P90 - P97, CTXD total	P80 - P87,	Effective	20	
Maximum current		Total through V_{DD} , SMV_{DD} and/or V_{SS} , SMV_{SS}		1	40	
Operating ambient temperature	TA	,		-40 to +125	°C	
Storage temperature	Tstg				-65 to +150	

Note: Effective value should be calculated as follows: [Effective value] = [Peak value] $\times \sqrt{\text{duty}}$

Caution: Product quality may suffer if the absolute maximum ratings are exceeded for even a single parameter or even momentarily, because the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage. Therefore the product must be used under conditions which ensure that the absolute maximum ratings are not exceeded.

25.2 Capacitance

(1) μ PD780824A(A), μ PD780826A(A), μ PD780828A(A), μ PD78F0828A(A) ($T_A = 25^{\circ}$ C, $V_{DD} = V_{SS} = 0$ V)

Parameter	Symbol	Funct	ion	Min.	Тур.	Max.	Unit
Input capacitance	C _{IN}	= 1 MHz Other than measured pins: 0 V				15	pF
Input/output capacitance	C _{IO}	f = 1 MHz Other than measured pins: 0 V	P00 to P03, P34 to P37, P40 to P47, P61 to P65, P80 to P87, P90 to P97, CTXD			15	pF
			P60, P20 to P27, P50 to P57			30	pF

Remark: The characteristics of the dual-function pins are the same as those of the port pins unless otherwise specified.

(2)
$$\mu$$
PD780824A(A1), μ PD780826A(A1), μ PD780828A(A1) ($T_A = 25$ °C, $V_{DD} = V_{SS} = 0$ V)

These specifications are only target values and may not be satisfied by mass-produced products.

Parameter	Symbol	Funct	ion	Min.	Тур.	Max.	Unit
Input capacitance	C _{IN}	= 1 MHz Other than measured pins: 0 V				15	pF
Input/output capacitance C _{IO}	C _{IO}	f = 1 MHz Other than measured pins: 0 V	P00 to P03, P34 to P37, P40 to P47, P61 to P65, P80 to P87, P90 to P97, CTXD			15	pF
			P60, P20 to P27, P50 to P57			30	pF

(3) μ PD780824A(A2), μ PD780826A(A2), μ PD780828A(A2) ($T_A = 25$ °C, $V_{DD} = V_{SS} = 0$ V)

These specifications are only target values and may not be satisfied by mass-produced products.

Parameter	Symbol	Function			Тур.	Max.	Unit
Input capacitance	C _{IN}	f = 1 MHz Other than measured pins: 0 V				15	pF
Input/output capacitance C _{IO}	C _{IO}	f = 1 MHz	P00 to P03, P34 to P37, P40 to P47, P61 to P65, P80 to P87, P90 to P97, CTXD			15	pF
			P60, P20 to P27, P50 to P57			30	pF

25.3 Main System Clock Oscillation Circuit Characteristics

(1) μ PD780824A(A), μ PD780826A(A), μ PD780828A(A), μ PD78F0828A(A) ($T_A = -40$ °C to +85°C, $V_{DD} = 4.0$ to 5.5 V)

Resonator	Recommended Circuit	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
Ceramic resonator	IC X2 X1	Oscillator frequency (f _X) Note 1	V _{DD} = 4.0 to 5.5 V	4.0	8.0	8.38	MHz
	C2= C1=	Oscillation stabilization time Note 2	After V _{DD} reaches oscillator voltage range MIN. 4.0 V			10	ms
Crystal resonator	IC X2 X1 C2= C1=	Oscillator frequency (f _X) Note 1	V _{DD} = 4.0 to 5.5 V	4.0	8.0	8.38	MHz
		Oscillation stabilization time Note 2	After V _{DD} reaches oscillator voltage range MIN. 4.0 V			10	ms
External clock	open BD74HCLI04 &	X1 input frequency (f _X) Note 1	V _{DD} = 4.0 to 5.5 V	4.0	8.0	8.38	MHz
		X1 input high/low-level width (t _{XH} , t _{XL})	V _{DD} = 4.0 to 5.5 V	55		125	ns

- **Notes: 1.** Indicates only oscillation circuit characteristics. Refer to "AC Characteristics" for instruction execution time.
 - 2. Time required to stabilize oscillation after reset or STOP mode release.

Caution: When using the main system clock oscillation circuit, wiring in the area enclosed with the broken line should be carried out as follows to avoid an adverse effect from wiring capacitance.

- · Wiring should be as short as possible.
- · Wiring should not cross other signal lines.
- Wiring should not be placed close to a varying high current.
- The potential of the oscillation circuit capacitor ground should always be the same as that of $V_{\rm SS}$.
- Do not ground wiring to a ground pattern in which a high current flows.
- Do not fetch a signal from the oscillation circuit.

(2) μ PD780824A(A1), μ PD780826A(A1), μ PD780828A(A1) ($T_A = -40^{\circ}\text{C to } +110^{\circ}\text{C}$, $V_{DD} = 4.0$ to 5.5 V)

These specifications are only target values and may not be satisfied by mass-produced products.

Resonator	Recommended Circuit	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
Ceramic resonator	IC X2 X1	Oscillator frequency (f _X) Note 1	V _{DD} = 4.0 to 5.5 V	4.0	8.0	8.38	MHz
	C2= C1=	Oscillation stabilization time Note 2	After V _{DD} reaches oscillator voltage range MIN. 4.0 V			10	ms
Crystal	IC X2 X1	Oscillator frequency (f _X) Note 1	V _{DD} = 4.0 to 5.5 V	4.0	8.0	8.38	MHz
resonator		Oscillation stabilization time Note 2	After V _{DD} reaches oscillator voltage range MIN. 4.0 V			10	ms
External clock	X2 X1 open μPD74HCU04	X1 input frequency (f _X) Note 1	V _{DD} = 4.0 to 5.5 V	4.0	8.0	8.38	MHz
		X1 input high/low-level width (t _{XH} , t _{XL})	V _{DD} = 4.0 to 5.5 V	55		125	ns

- **Notes: 1.** Indicates only oscillation circuit characteristics. Refer to "AC Characteristics" for instruction execution time.
 - 2. Time required to stabilize oscillation after reset or STOP mode release.

Caution: When using the main system clock oscillation circuit, wiring in the area enclosed with the broken line should be carried out as follows to avoid an adverse effect from wiring capacitance.

- · Wiring should be as short as possible.
- · Wiring should not cross other signal lines.
- Wiring should not be placed close to a varying high current.
- The potential of the oscillation circuit capacitor ground should always be the same as that of ${\rm V}_{\rm SS}.$
- Do not ground wiring to a ground pattern in which a high current flows.
- . Do not fetch a signal from the oscillation circuit.

(3) μPD780824A(A2), μPD780826A(A2), μPD780828A(A2)

 $(T_A = -40^{\circ}C \text{ to } +125^{\circ}C, V_{DD} = 4.0 \text{ to } 5.5 \text{ V})$

These specifications are only target values and may not be satisfied by mass-produced products.

Resonator	Recommended Circuit	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
Ceramic resonator	IC X2 X1	Oscillator frequency (f _X) Note 1	V _{DD} = 4.0 to 5.5 V	4.0	8.0	8.38	MHz
	C2 + C1+	Oscillation stabilization time Note 2	After V _{DD} reaches oscillator voltage range MIN. 4.0 V			10	ms
Crystal	IC X2 X1	Oscillator frequency (f _X) Note 1	$V_{DD} = 4.0 \text{ to } 5.5 \text{ V}$	4.0	8.0	8.38	MHz
resonator		Oscillation stabilization time Note 2	After V _{DD} reaches oscillator voltage range MIN. 4.0 V			10	ms
External clock	X2 X1 open μPD74HCU04	X1 input frequency (f _X) Note 1	V _{DD} = 4.0 to 5.5 V	4.0	8.0	8.38	MHz
		X1 input high/low-level width (t _{XH} , t _{XL})	V _{DD} = 4.0 to 5.5 V	55		125	ns

- **Notes: 1.** Indicates only oscillation circuit characteristics. Refer to "AC Characteristics" for instruction execution time.
 - 2. Time required to stabilize oscillation after reset or STOP mode release.

Caution: When using the main system clock oscillation circuit, wiring in the area enclosed with the broken line should be carried out as follows to avoid an adverse effect from wiring capacitance.

- · Wiring should be as short as possible.
- · Wiring should not cross other signal lines.
- Wiring should not be placed close to a varying high current.
- The potential of the oscillation circuit capacitor ground should always be the same as that of $\rm V_{SS}.$
- Do not ground wiring to a ground pattern in which a high current flows.
- · Do not fetch a signal from the oscillation circuit.

25.4 DC Characteristics

(1) μ PD780824A(A), μ PD780826A(A), μ PD780828A(A), μ PD78F0828A(A)

(T_A = -40°C to +85°C, V_{DD} = 4.0 to 5.5 V)

(1/2)

Parameter	Symbol		Conditions			TYP.	MAX.	Unit
* High-level	V _{IH1}			1 - P37, P40 - P47,) - P97, CRXD	0.7 V _{DD}		V_{DD}	
* input voltage	V _{IH2}	RESET			0.8 V _{DD}		V_{DD}	
	V _{IH4}	X1, X2			V _{DD} - 0.5		V_{DD}	
* Low-level	V _{IL1}			1 - P37, P40 - P47,) - P97, CRXD	0		0.3 V _{DD}	
* input voltage	V_{IL2}	RESET					0.2 V _{DD}	
	V_{IL4}	X1, X2			0		0.4	
	V _{OH1}	P00 - P03, F P40 - P47, F P80 - P87, F CTXD	P60 - P67,	V _{DD} = 4.0 - 5.5 V I _{OH} = -1 mA	V _{DD} - 1.0			
High-level output voltage	V _{OH2}	P20 - P27, P50 - P57	$I_{OH} = -30 \text{ m/s}$	$I_{DD} \le 5.5 \text{ V}$ A $(T_A = 85 \text{ °C})$ A $(T_A = 25 \text{ °C})$ A $(T_A = -40 \text{ °C})$	V _{DD} - 0.5		V _{DD} -0.07	V
	V _{OH3}	SGO	1	$V_{DD} = 4.5 - 5.5 \text{ V}$ $I_{OH} = -20 \text{ mA}$	V _{DD} - 0.7			
	V _{OL1}	P00 - P03, F P40 - P47, F P80 - P87, F CTXD	960 - P67,	$V_{DD} = 4.0 - 5.5 \text{ V}$ $I_{OL} = 1.6 \text{ mA}$			0.4	
Low-level output voltage	V _{OL2}	P20 - P27, P50 - P57	$4.5 \text{ V} \le \text{SMV}_{DD} \le 5.5 \text{ V}$ $I_{OL} = 27 \text{ mA } (T_A = 85 \text{ °C})$ $I_{OL} = 30 \text{ mA } (T_A = 25 \text{ °C})$ $I_{OL} = 40 \text{ mA } (T_A = -40 \text{ °C})$		0.07		0.5	
	V _{OL3}	SGO		$V_{DD} = 4.5 - 5.5 \text{ V}$ $I_{OL} = 20 \text{ mA}$			0.7	
High-level input leakage current	I _{LIH1}	P00 - P03, F P20 - P27, F P40 - P47, F P60 - P67, F P90 - P97, F CRXD, ANI1	P34 - P37, P50 - P57, P80 - P87, RESET,	$V_{IN} = V_{DD}$			3	
	I _{LIH2}	X1, X2					20	^
Low-level input leakage current	I _{LIL1}	P00 - P03, F P20 - P27, F P40 - P47, F P60 - P67, F P90 - P97, F CRXD, ANI1	P34 - P37, P50 - P57, P80 - P87, RESET,	V _{IN} = 0 V			-3	μΑ
	II _{LIL2}	X1, X2					-20	

Chapter 25 Electrical Specifications

(2/2)

Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
High-level output leakage current	I _{LOH}	$V_{OUT} = V_{DD}$				3	μA
Low-level output leakage current	I _{LOL}	V _{OUT} = 0 V				-3	μА
Software pull-up resistor	R2	V _{IN} = 0 V	4.5 V ≤ V _{DD} ≤ 5.5 V	10	30	100	ΚΩ

μPD780824A(A), μPD780826A(A), μPD780828A(A)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
I _{DD1}		f _X = 8 MHz, crystal/ceramic oscillation operating mode (PCC = 00H) Note 2		5.5	11	
		f_X = 8 MHz, crystal/ceramic oscillation operating mode (PCC = 00H) Note 3		9.5	19	mA
Power supply current Note 1		$f_X = 8$ MHz, crystal/ceramic oscillation HALT mode (PCC = 04H) Note 4		0.45	0.9	ША
		$f_X = 8$ MHz, crystal/ceramic oscillation HALT mode (PCC = 04H) Note 5	2.5		5	
	I _{DD5}	STOP mode		1	30	μΑ

µPD78F0828A(A)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Power supply current Note 1		$f_X = 8$ MHz, crystal/ceramic oscillation operating mode (PCC = 00H) Note 2		10.5	21	
		f_X = 8 MHz, crystal/ceramic oscillation operating mode (PCC = 00H) Note 3		16	32	mA
	lasa	$f_X = 8$ MHz, crystal/ceramic oscillation HALT mode (PCC = 04H) Note 4		0.6	1.2	ША
		$f_X = 8$ MHz, crystal/ceramic oscillation HALT mode (PCC = 04H) Note 5		2.7	5.5	
	I _{DD5}	STOP mode		1	30	μA

Notes: 1. Current through V_{DD0} , V_{DD1} respectively through V_{SS0} , V_{SS1} . Excluded is the current through the inside pull-up resistors, through AV_{DD}/AV_{REF} , the port current and the current for the LCD split resistors.

- 2. CPU is operable.
 - The other peripherals like: CAN controller, stepper motor C/D, Timer 2, serial interfaces, sound generator and A/D converter are stopped.
- CPU and all peripherals (except for the A/D converter) are in operating mode and PCL output is f_X.
- 4. CPU is in HALT mode and all other peripherals (except watch timer) are stopped.
- **5.** CPU is in HALT mode, but the following peripherals are active: Timer 2, all other timers, serial interfaces, and PCL output is f_X.

Remark: f_X : Main system clock oscillation frequency. The typical values are with respect to $T_A = 25$ °C.

Chapter 25 Electrical Specifications

μPD780824A(A), μPD780826A(A), μPD780828A(A), μPD78F0828A(A)

LCD C/D 1/3 Bias Method

Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
LCD drive voltage	V_{LCD}			3.0		V_{DD}	V
LCD split resistor	R _{LCD}			5	15	45	ΚΩ
LCD output voltage deviation Note (common)	V _{ODC}	I _O = ± 5 μA	$3.0 \text{ V} \leq \text{V}_{\text{LCD}} \leq \text{V}_{\text{DD}}$ $\text{V}_{\text{LCD0}} = \text{V}_{\text{LCD}}$ $\text{V}_{\text{LCD1}} = \text{V}_{\text{LCD}} \times 2/3$ $\text{V}_{\text{LCD2}} = \text{V}_{\text{LCD1}} \times 1/3$	0		± 0.2	V
LCD output voltage deviation Note (segment)	V _{ODS}	I _O = ± 1 μA		0		± 0.2	

Note: The voltage deviation is the difference from the output voltage corresponding to the ideal value of the segment and common outputs (V_{LCD}) .

(2) µPD780824A(A1), µPD780826A(A1), µPD780828A(A1)

 $(T_A = -40^{\circ}C \text{ to } +110^{\circ}C, V_{DD} = 4.0 \text{ to } 5.5 \text{ V})$

These specifications are only target values and may not be satisfied by mass-produced products.

(1/2)

	Parameter	Symbol		Conditions N		MIN.	TYP.	MAX.	Unit
*	High lovel	V _{IH1}			1 - P37, P40 - P47,) - P97, CRXD	0.7 V _{DD}		V _{DD}	
*	High-level input voltage	V _{IH2}	RESET			0.8 V _{DD}		V_{DD}	
		V _{IH4}	X1, X2		V _{DD} - 0.5		V_{DD}		
*	Low-level	V _{IL1}			1 - P37, P40 - P47,) - P97, CRXD	0		0.3 V _{DD}	
ጥ	input voltage	V _{IL2}	RESET					0.2 V _{DD}	
		V_{IL4}	X1, X2			0		0.4	
	High lovel	V _{OH1}	P00 - P03, P P40 - P47, P P80 - P87, P CTXD	960 - P67,	V _{DD} = 4.0 - 5.5 V I _{OH} = -1 mA	V _{DD} - 1.0			V
	High-level output voltage	V _{OH2}	P20 - P27, P50 - P57	$4.5 \text{ V} \leq \text{SMV}$ $I_{OH} = -1 \text{ mA}$		V _{DD} - 0.5		V _{DD} -0.07	
		V _{OH3}	SGO		$V_{DD} = 4.5 - 5.5 \text{ V}$ $I_{OH} = -1 \text{ mA}$	V _{DD} - 0.7			
		V _{OL1}	P00 - P03, P P40 - P47, P P80 - P87, P CTXD	960 - P67,	$V_{DD} = 4.0 - 5.5 \text{ V}$ $I_{OL} = 1.6 \text{ mA}$			0.4	
	Low-level output voltage	V _{OL2}	P20 - P27, P50 - P57			0.07		0.4	
		V _{OL3}	sgo		$V_{DD} = 4.5 - 5.5 \text{ V}$ $I_{OL} = 1.6 \text{ mA}$			0.4	
	High-level input leakage current	I _{LIH1}	P00 - P03, P P20 - P27, P P40 - P47, P P60 - P67, P P90 - P97, R CRXD, ANI1	P34 - P37, P50 - P57, P80 - P87, RESET,	$V_{IN} = V_{DD}$			10	
		I _{LIH2}	X1, X2					20	_
	Low-level input leakage current	I _{LIL1}	P00 - P03, P P20 - P27, P P40 - P47, P P60 - P67, P P90 - P97, R CRXD, ANI1	P34 - P37, P50 - P57, P80 - P87, RESET,	V _{IN} = 0 V			-10	μΑ
		II _{LIL2}	X1, X2					-20	

Chapter 25 Electrical Specifications

(2/2)

Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
High-level output leakage current	I _{LOH}	$V_{OUT} = V_{DD}$				10	μA
Low-level output leakage current	I _{LOL}	V _{OUT} = 0 V				-10	μΛ
Software pull-up resistor	R2	V _{IN} = 0 V	4.5 V ≤ V _{DD} ≤ 5.5 V	10	30	100	ΚΩ

μPD780824A(A1), μPD780826A(A1), μPD780828A(A1)

These specifications are only target values and may not be satisfied by mass-produced products.

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Power supply current Note 1		f _X = 8 MHz, crystal/ceramic oscillation operating mode (PCC = 00H) Note 2		5.5	12	
		f_X = 8 MHz, crystal/ceramic oscillation operating mode (PCC = 00H) Note 3		9.5	20	mA
		$f_X = 8$ MHz, crystal/ceramic oscillation HALT mode (PCC = 04H) Note 4		0.45	1.9	ША
		$f_X = 8$ MHz, crystal/ceramic oscillation HALT mode (PCC = 04H) Note 5		2.5	6	
	I _{DD5}	STOP mode		1	1000	μΑ

Notes: 1. Current through V_{DD0} , V_{DD1} respectively through V_{SS0} , V_{SS1} . Excluded is the current through the inside pull-up resistors, through AV_{DD}/AV_{REF} the port current and the current for the LCD split resistors.

- 2. CPU is operable.
 - The other peripherals like: CAN controller, stepper motor C/D, Timer 2, serial interfaces, sound generator and A/D converter are stopped.
- CPU and all peripherals (except for the A/D converter) are in operating mode and PCL output is f_X.
- **4.** CPU is in HALT mode and all other peripherals (except watch timer) are stopped.
- **5.** CPU is in HALT mode, but the following peripherals are active: Timer 2, all other timers, serial interfaces, and PCL output is f_X.

Remark: f_X: Main system clock oscillation frequency.

The typical values are with respect to $T_A = 25$ °C.

μPD780824A(A1), μPD780826A(A1), μPD780828A(A1)

LCD C/D 1/3 Bias Method

These specifications are only target values and may not be satisfied by mass-produced products.

Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
LCD drive voltage	V_{LCD}			3.0		V_{DD}	V
LCD split resistor	R _{LCD}			5	15	45	ΚΩ
LCD output voltage deviation Note (common)	V _{ODC}	Ι _Ο = - 5 μΑ	$3.0 \text{ V} \leq \text{V}_{\text{LCD}} \leq \text{V}_{\text{DD}}$ $\text{V}_{\text{LCD0}} = \text{V}_{\text{LCD}}$ $\text{V}_{\text{LCD1}} = \text{V}_{\text{LCD}} \times 2/3$ $\text{V}_{\text{LCD2}} = \text{V}_{\text{LCD1}} \times 1/3$	0		± 0.2	V
LCD output voltage deviation Note (segment)	V _{ODS}	Ι _Ο = - 1 μΑ		0		± 0.2	

Note: The voltage deviation is the difference from the output voltage corresponding to the ideal value of the segment and common outputs (V_{LCD}).

Caution: The LCD-C/D cannot be used at high temperature ($T_A = 110$ °C). The maximum temperature is $T_A = 85$ °C.

(3) μPD780824A(A2), μPD780826A(A2), μPD780828A(A2)

 $(T_A = -40$ °C to +125°C, $V_{DD} = 4.0$ to 5.5 V)

These specifications are only target values and may not be satisfied by mass-produced products.

(1/2)

	Parameter	Symbol		Conditions		MIN.	TYP.	MAX.	Unit
*	High level	V _{IH1}			1 - P37, P40 - P47,) - P97, CRXD	0.7 V _{DD}		V _{DD}	
*	High-level input voltage	V _{IH2}	RESET			0.8 V _{DD}		V_{DD}	
		V _{IH4}	X1, X2		V _{DD} - 0.5		V_{DD}		
*	Low-level	V _{IL1}			I - P37, P40 - P47,) - P97, CRXD	0		0.3 V _{DD}	
ጥ	input voltage	V _{IL2}	RESET					0.2 V _{DD}	
		V _{IL4}	X1, X2			0		0.4	
	High lovel	V _{OH1}	P00 - P03, P P40 - P47, P P80 - P87, P CTXD	960 - P67,	V _{DD} = 4.0 - 5.5 V I _{OH} = -1 mA	V _{DD} - 1.0			V
	High-level output voltage	V _{OH2}	P20 - P27, P50 - P57	$4.5 \text{ V} \leq \text{SMV}$ $I_{OH} = -1 \text{ mA}$	_{DD} ≤ 5.5 V	V _{DD} - 0.5		V _{DD} -0.07	
		V _{OH3}	SGO		$V_{DD} = 4.5 - 5.5 \text{ V}$ $I_{OH} = -1 \text{ mA}$	V _{DD} - 0.7			
		V _{OL1}	P00 - P03, P P40 - P47, P P80 - P87, P CTXD	960 - P67,	$V_{DD} = 4.0 - 5.5 \text{ V}$ $I_{OL} = 1.6 \text{ mA}$			0.4	
	Low-level output voltage	V _{OL2}	P20 - P27, P50 - P57	$4.5 \text{ V} \leq \text{SMV}$ $I_{OL} = 1.6 \text{ mA}$		0.07		0.4	
		V _{OL3}	SGO		$V_{DD} = 4.5 - 5.5 \text{ V}$ $I_{OL} = 1.6 \text{ mA}$			0.4	
	High-level input leakage current	I _{LIH1}	P00 - P03, P P20 - P27, P P40 - P47, P P60 - P67, P P90 - P97, R CRXD, ANI1	P34 - P37, P50 - P57, P80 - P87, RESET,	$V_{IN} = V_{DD}$			10	
		I _{LIH2}	X1, X2					20	
	Low-level input leakage current	I _{LIL1}	P00 - P03, P P20 - P27, P P40 - P47, P P60 - P67, P P90 - P97, R CRXD, ANI1	P34 - P37, P50 - P57, P80 - P87, RESET,	V _{IN} = 0 V			-10	μΑ
		II _{LIL2}	X1, X2					-20	

Chapter 25 Electrical Specifications

(2/2)

Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
High-level output leakage current	I _{LOH}	$V_{OUT} = V_{DD}$				10	μA
Low-level output leakage current	I _{LOL}	V _{OUT} = 0 V				-10	μΛ
Software pull-up resistor	R2	V _{IN} = 0 V	$4.5 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V}$	10	30	100	ΚΩ

μPD780824A(A2), μPD780826A(A2), μPD780828A(A2)

These specifications are only target values and may not be satisfied by mass-produced products.

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
I _{DD1}		f _X = 8 MHz, crystal/ceramic oscillation operating mode (PCC = 00H) Note 2		5.5	12	
		f_X = 8 MHz, crystal/ceramic oscillation operating mode (PCC = 00H) Note 3		9.5	20	mA
Power supply current Note 1		$f_X = 8$ MHz, crystal/ceramic oscillation HALT mode (PCC = 04H) Note 4		0.45	1.9	ША
		$f_X = 8$ MHz, crystal/ceramic oscillation HALT mode (PCC = 04H) Note 5		2.5	6	
	I _{DD5}	STOP mode		1	1000	μΑ

Notes: 1. Current through V_{DD0} , V_{DD1} respectively through V_{SS0} , V_{SS1} . Excluded is the current through the inside pull-up resistors, through AV_{DD}/AV_{REF} the port current and the current for the LCD split resistors.

- 2. CPU is operable.
 - The other peripherals like: CAN controller, stepper motor C/D, Timer 2, serial interfaces, sound generator and A/D converter are stopped.
- 3. CPU and all peripherals (except for the A/D converter) are in operating mode and PCL output is f_X .
- 4. CPU is in HALT mode and all other peripherals (except watch timer) are stopped.
- **5.** CPU is in HALT mode, but the following peripherals are active: Timer 2, all other timers, serial interfaces, and PCL output is f_X.

Remark: f_X: Main system clock oscillation frequency.

The typical values are with respect to $T_A = 25$ °C.

μPD780824A(A2), μPD780826A(A2), μPD780828A(A2)

LCD C/D 1/3 Bias Method

These specifications are only target values and may not be satisfied by mass-produced products.

Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
LCD drive voltage	V_{LCD}			3.0		V_{DD}	V
LCD split resistor	R _{LCD}			5	15	45	ΚΩ
LCD output voltage deviation Note (common)	V _{ODC}	Ι _Ο = - 5 μΑ	$3.0 \text{ V} \leq \text{V}_{\text{LCD}} \leq \text{V}_{\text{DD}}$ $\text{V}_{\text{LCD0}} = \text{V}_{\text{LCD}}$ $\text{V}_{\text{LCD1}} = \text{V}_{\text{LCD}} \times 2/3$ $\text{V}_{\text{LCD2}} = \text{V}_{\text{LCD1}} \times 1/3$	0		± 0.2	V
LCD output voltage deviation Note (segment)	V _{ODS}	Ι _Ο = - 1 μΑ		0		± 0.2	

Note: The voltage deviation is the difference from the output voltage corresponding to the ideal value of the segment and common outputs (V_{LCD}).

Caution: The LCD-C/D cannot be used at high temperature (T_A = 125°C). The maximum temperature is T_A = 85°C.

25.5 AC Characteristics

25.5.1 Basic Operation

(1) μ PD780824A(A), μ PD780826A(A), μ PD780828A(A), μ PD78F0828A(A) ($T_A = -40$ °C to +85°C, $V_{DD} = 4.0$ to 5.5 V)


Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Cycle time Note 1	T _{CY}	$4.0 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}$	0.25		100	μs
TI50, TI51 input frequency	f _{TI5}		0		4	MHz
TI50, TI51 input high/low level width	t _{TIH5} t _{TIL5}		100			ns
TI20, TI21, TI22 input high/low level width	t _{TIH2} t _{TIL2}		3/f _{SMP2} Note 2			
Interrupt input high/low level width	T _{INTH} T _{INTL}	INTP0-2	1			μs
RESET low level width	t _{RSL}		10			

Notes: 1. The cycle time equals to the minimum instruction execution time. For example:

1 NOP instruction corresponds to 2 CPU clock cycles (f_{CPU}) selected by the processor clock control register (PCC).

2. f_{SMP2} (sampling clock) = $f_X/8$, $f_X/16$, $f_X/32$, $f_X/64$

T_{CY} vs. V_{DD}



(2) μ PD780824A(A1), μ PD780826A(A1), μ PD780828A(A1) ($T_A = -40$ °C to +110°C, $V_{DD} = 4.0$ to 5.5 V)


These specifications are only target values and may not be satisfied by mass-produced products.

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Cycle time Note 1	T _{CY}	$4.0 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}$	0.25		100	μs
TI50, TI51 input frequency	f _{TI5}		0		4	MHz
TI50, TI51 input high/low level width	t _{TIH5} t _{TIL5}		100			ns
TI20, TI21, TI22 input high/low level width	t _{TIH2} t _{TIL2}		3/f _{SMP2} Note 2			
Interrupt input high/low level width	T _{INTH} T _{INTL}	INTP0-2	1			μs
RESET low level width	t _{RSL}		10			

Notes: 1. The cycle time equals to the minimum instruction execution time. For example:

- 1 NOP instruction corresponds to 2 CPU clock cycles (f_{CPU}) selected by the processor clock control register (PCC).
- **2.** f_{SMP2} (sampling clock) = $f_X/8$, $f_X/16$, $f_X/32$, $f_X/64$

T_{CY} vs. V_{DD}



(3) μ PD780824A(A2), μ PD780826A(A2), μ PD780828A(A2) ($T_A = -40$ °C to +125°C, $V_{DD} = 4.0$ to 5.5 V)

These specifications are only target values and may not be satisfied by mass-produced products.

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Cycle time Note 1	T _{CY}	$4.0 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}$	0.25		100	μs
TI50, TI51 input frequency	f _{TI5}		0		4	MHz
TI50, TI51 input high/low level width	t _{TIH5} t _{TIL5}		100			ns
TI20, TI21, TI22 input high/low level width	t _{TIH2} t _{TIL2}		3/f _{SMP2} Note 2			
Interrupt input high/low level width	T _{INTH} T _{INTL}	INTP0-2	1			μs
RESET low level width	t _{RSL}		10			

Notes: 1. The cycle time equals to the minimum instruction execution time. For example:

- 1 NOP instruction corresponds to 2 CPU clock cycles (f_{CPU}) selected by the processor clock control register (PCC).
- **2.** f_{SMP2} (sampling clock) = $f_X/8$, $f_X/16$, $f_X/32$, $f_X/64$

10 Operation guaranteed range range 1.0 0.5 0.4 0.25 0 1 2 3 4 5 6 Supply voltage V_{DD} [V]

T_{CY} vs. V_{DD}

25.5.2 Serial Interface

(1) μ PD780824A(A), μ PD780826A(A), μ PD780828A(A), μ PD78F0828A(A) ($T_A = -40$ °C to +85°C, $V_{DD} = 4.0$ to 5.5 V)

(a) Serial interface Channel CSI (SIO30)

3-wire serial I/O mode (SCK30 Internal clock output)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
SCK30 cycle time	t _{KCY1}		1000		
SCK30 high/low-level width	t _{KH1} , t _{KL1}		t _{KCY1} /2 - 50		
SI30 setup time (to SCK30) ↑	t _{SIK1}		100		ns
SI30 hold time (from SCK30) ↑	t _{KSI1}		400		
SO30 output delay time (from SCK30) ↓	t _{KSO1}	C = 100 pF Note		300	

Note: C is the load capacitance of SO30, SCK30 output line

3-wire serial I/O mode (SCK30 External clock output)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
SCK30 cycle time	t _{KCY1}		800		
SCK30 high/low-level width	t _{KH1} , t _{KL1}		400		
SI30 setup time (to SCK30) ↑	t _{SIK1}		100		ns
SI30 hold time (from SCK30) ↑	t _{KSI1}		400		
SO30 output delay time (from SCK30) ↓	t _{KSO1}	C = 100 pF Note		300	

Note: C is the load capacitance of SO30, SCK30 output line

(b) Serial interface Channel CSI (SIO31)

3-wire serial I/O mode (SCK31 Internal clock output)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
SCK31 cycle time	t _{KCY1}		1000		ns
SCK31 high/low-level width	t _{KH1} , t _{KL1}		t _{KCY1} /2 - 50		
SI31 setup time (to SCK31) ↑	t _{SIK1}		100		
SI31 hold time (from SCK31) ↑	t _{KSI1}		400		
SO31 output delay time (from SCK31) ↓	t _{KSO1}	C = 100 pF Note		300	

Note: C is the load capacitance of SO30, SCK31 output line

3-wire serial I/O mode (SCK31 External clock output)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
SCK31 cycle time	t _{KCY1}		800		ns
SCK31 high/low-level width	t _{KH1} , t _{KL1}		400		
SI31 setup time (to SCK31) ↑	t _{SIK1}		100		
SI31 hold time (from SCK31) ↑	t _{KSI1}		400		
SO31 output delay time (from SCK31) ↓	t _{KSO1}	C = 100 pF Note		300	

Note: C is the load capacitance of SO30, SCK31 output line

(c) Serial interface Channel UART

UART mode (Dedicated baud rate generator output)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate					125	Kbps

Chapter 25 Electrical Specifications

(2) μPD780824A(A1), μPD780826A(A1), μPD780828A(A1)

 $(T_A = -40^{\circ}C \text{ to } +110^{\circ}C, V_{DD} = 4.0 \text{ to } 5.5 \text{ V})$

These specifications are only target values and may not be satisfied by mass-produced products.

(a) Serial interface Channel CSI (SIO30)

3-wire serial I/O mode (SCK30 Internal clock output)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
SCK30 cycle time	t _{KCY1}		1000		
SCK30 high/low-level width	t _{KH1} , t _{KL1}		t _{KCY1} /2 - 50		
SI30 setup time (to SCK30) ↑	t _{SIK1}		100		ns
SI30 hold time (from SCK30) ↑	t _{KSI1}		400		
SO30 output delay time (from $\overline{\text{SCK30}}$) \downarrow	t _{KSO1}	C = 100 pF Note		300	

Note: C is the load capacitance of SO30, SCK30 output line

3-wire serial I/O mode (SCK30 External clock output)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
SCK30 cycle time	t _{KCY1}		800		
SCK30 high/low-level width	t _{KH1} , t _{KL1}		400		
SI30 setup time (to SCK30) ↑	t _{SIK1}		100		ns
SI30 hold time (from SCK30) ↑	t _{KSI1}		400		
SO30 output delay time (from $\overline{\text{SCK30}}$) \downarrow	t _{KSO1}	C = 100 pF Note		300	

Note: C is the load capacitance of SO30, SCK30 output line

(b) Serial interface Channel CSI (SIO31)

3-wire serial I/O mode (SCK31 Internal clock output)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
SCK31 cycle time	t _{KCY1}		1000		ns
SCK31 high/low-level width	t _{KH1} , t _{KL1}		t _{KCY1} /2 - 50		
SI31 setup time (to SCK31) ↑	t _{SIK1}		100		
SI31 hold time (from SCK31) ↑	t _{KSI1}		400		
SO31 output delay time (from SCK31) ↓	t _{KSO1}	C = 100 pF Note		300	

Note: C is the load capacitance of SO30, SCK31 output line

3-wire serial I/O mode (SCK31 External clock output)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
SCK31 cycle time	t _{KCY1}		800		ns
SCK31 high/low-level width	t _{KH1} , t _{KL1}		400		
SI31 setup time (to SCK31) ↑	t _{SIK1}		100		
SI31 hold time (from SCK31) ↑	t _{KSI1}		400		
SO31 output delay time (from SCK31) ↓	t _{KSO1}	C = 100 pF Note		300	

Note: C is the load capacitance of SO30, SCK31 output line

(c) Serial interface Channel UART

UART mode (Dedicated baud rate generator output)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate					125	Kbps

Chapter 25 Electrical Specifications

(3) μPD780824A(A2), μPD780826A(A2), μPD780828A(A2)

 $(T_A = -40^{\circ}C \text{ to } +125^{\circ}C, V_{DD} = 4.0 \text{ to } 5.5 \text{ V})$

These specifications are only target values and may not be satisfied by mass-produced products.

(a) Serial interface Channel CSI (SIO30)

3-wire serial I/O mode (SCK30 Internal clock output)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
SCK30 cycle time	t _{KCY1}		1000		
SCK30 high/low-level width	t _{KH1} , t _{KL1}		t _{KCY1} /2 - 50		
SI30 setup time (to SCK30) ↑	t _{SIK1}		100		ns
SI30 hold time (from SCK30) ↑	t _{KSI1}		400		
SO30 output delay time (from $\overline{\text{SCK30}}$) \downarrow	t _{KSO1}	C = 100 pF Note		300	

Note: C is the load capacitance of SO30, SCK30 output line

3-wire serial I/O mode (SCK30 External clock output)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
SCK30 cycle time	t _{KCY1}		800		
SCK30 high/low-level width	t _{KH1} , t _{KL1}		400		
SI30 setup time (to SCK30) ↑	t _{SIK1}		100		ns
SI30 hold time (from SCK30) ↑	t _{KSI1}		400		
SO30 output delay time (from $\overline{\text{SCK30}}$) \downarrow	t _{KSO1}	C = 100 pF Note		300	

Note: C is the load capacitance of SO30, SCK30 output line

(b) Serial interface Channel CSI (SIO31)

3-wire serial I/O mode (SCK31 Internal clock output)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
SCK31 cycle time	t _{KCY1}		1000		ns
SCK31 high/low-level width	t _{KH1} , t _{KL1}		t _{KCY1} /2 - 50		
SI31 setup time (to SCK31) ↑	t _{SIK1}		100		
SI31 hold time (from SCK31) ↑	t _{KSI1}		400		
SO31 output delay time (from SCK31) ↓	t _{KSO1}	C = 100 pF Note		300	

Note: C is the load capacitance of SO30, SCK31 output line

3-wire serial I/O mode (SCK31 External clock output)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
SCK31 cycle time	t _{KCY1}		800		ns
SCK31 high/low-level width	t _{KH1} , t _{KL1}		400		
SI31 setup time (to SCK31) ↑	t _{SIK1}		100		
SI31 hold time (from SCK31) ↑	t _{KSI1}		400		
SO31 output delay time (from SCK31) ↓	t _{KSO1}	C = 100 pF Note		300	


Note: C is the load capacitance of SO30, SCK31 output line

(c) Serial interface Channel UART


UART mode (Dedicated baud rate generator output)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate					125	Kbps


AC Timing Test Points (excluding X1 Input)



Clock Timing




TI Timing



Remark: n = 2, 5

3-wire serial I/O mode / 2-wire serial I/O mode



Remark: m = 0, 1

25.5.3 Sound Generator Characteristics

(1) μPD780824A(A), μPD780826A(A), μPD780828A(A), μPD78F0828A(A)

 $(T_A = -40^{\circ}C \text{ to } +85^{\circ}C, V_{DD} = 4.0 \text{ to } 5.5 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Sound generator input frequency	f _{SG1}				8.38	MHz
SGO output rise time	f _R	C=100 pF ^{Note}	80		200	ns
SGO output fall time	f _F	C=100 pF ^{Note}	80		200	ns

(2) $\mu PD780824A(A1), \mu PD780826A(A1), \mu PD780828A(A1)$

 $(T_A = -40$ °C to +110°C, $V_{DD} = 4.0$ to 5.5 V)

These specifications are only target values and may not be satisfied by mass-produced products.

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Sound generator input frequency	f _{SG1}				8.38	MHz
SGO output rise time	f _R	C=100 pF ^{Note}	80		200	ns
SGO output fall time	f _F	C=100 pF ^{Note}	80		200	ns

(3) μPD780824A(A2), μPD780826A(A2), μPD780828A(A2)

$$(T_A = -40$$
°C to +125°C, $V_{DD} = 4.0$ to 5.5 V)

These specifications are only target values and may not be satisfied by mass-produced products.

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Sound generator input frequency	f _{SG1}				8.38	MHz
SGO output rise time	f _R	C=100 pF ^{Note}	80		200	ns
SGO output fall time	f _F	C=100 pF ^{Note}	80		200	ns

Sound Generator Output Timing



25.5.4 Meter Controller / Driver Characteristics

(1) μPD780824A(A), μPD780826A(A), μPD780828A(A), μPD78F0828A(A)

 $(T_A = -40^{\circ}C \text{ to } +85^{\circ}C, V_{DD} = 4.0 \text{ to } 5.5 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Meter controller/driver input frequency	f _{MC} Note 1				8.38	MHz
PWM output rise time	f _R	C=100 pF ^{Note 2}	80		200	ns
PWM output fall time	f _F	C=100 pF ^{Note 2}	80		200	ns
Symmetry	ΔHSPmn	I_{OH} = -27 mA Δ HSPmn = I V _{OH} [(SMmn)max - (SMmn)min]			50	mV
performance ^{Note 3}	ΔHSPmn	$I_{OL} = 27 \text{ mA}$ $\Delta HSPmn = I V_{OL}[(SMmn)max - (SMmn)min]$			50	mV

Notes: 1. Source clock of the free-running counter.

- 2. C is the load capacitance of the PWM output line.
- **3.** Indicates the dispersion of 16 PWM output voltages.

Remark: m = 1 to 4n = 1 to 4

(2) μ PD780824A(A1), μ PD780826A(A1), μ PD780828A(A1) ($T_A = -40^{\circ}\text{C to } +110^{\circ}\text{C}$, $V_{DD} = 4.0$ to 5.5 V)

These specifications are only target values and may not be satisfied by mass-produced products.

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Meter controller/driver input frequency	f _{MC} Note 1				8.38	MHz
PWM output rise time	f _R	C=100 pF ^{Note 2}	80		200	ns
PWM output fall time	f _F	C=100 pF ^{Note 2}	80		200	ns
Symmetry	ΔHSPmn	I_{OH} = -1 mA Δ HSPmn = I V _{OH} [(SMmn)max - (SMmn)min]			50	mV
performance ^{Note 3}	ΔHSPmn	$I_{OL} = 1 \text{ mA}$ $\Delta HSPmn = I V_{OL}[(SMmn)max - (SMmn)min]$			50	mV

Notes: 1. Source clock of the free-running counter.

- 2. C is the load capacitance of the PWM output line.
- 3. Indicates the dispersion of 16 PWM output voltages.

Remark: m = 1 to 4, n = 1 to 4

The Meter C/D cannot be used at high temperature ($T_A = 110$ °C).

The maximum temperature is $T_A = 85$ °C.

(3) μ PD780824A(A2), μ PD780826A(A2), μ PD780828A(A2) ($T_A = -40$ °C to +125°C, $V_{DD} = 4.0$ to 5.5 V)

These specifications are only target values and may not be satisfied by mass-produced products.

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Meter controller/driver input frequency	f _{MC} Note 1				8.38	MHz
PWM output rise time	f _R	C=100 pF ^{Note 2}	80		200	ns
PWM output fall time	f _F	C=100 pF ^{Note 2}	80		200	ns
Symmetry	ΔHSPmn	I_{OH} = -1 mA Δ HSPmn = I V _{OH} [(SMmn)max - (SMmn)min]			50	mV
performance ^{Note 3}	ΔHSPmn	$I_{OL} = 1 \text{ mA}$ $\Delta HSPmn = I V_{OL}[(SMmn)max - (SMmn)min]$			50	mV

Notes: 1. Source clock of the free-running counter.

- 2. C is the load capacitance of the PWM output line.
- **3.** Indicates the dispersion of 16 PWM output voltages.

Remark: m = 1 to 4

n = 1 to 4

The Meter C/D cannot be used at high temperature $(T_A = 125$ °C).

The maximum temperature is $T_A = 85$ °C.

Meter Controller / Driver Output Timing



25.5.5 A/D Converter Characteristics

(1) μPD780824A(A), μPD780826A(A), μPD780828A(A), μPD78F0828A(A)

$$(T_A = -40^{\circ}C \text{ to } +85^{\circ}C, V_{DD} = 4.0 \text{ to } 5.5 \text{ V}, AV_{SS} = V_{SS} = 0\text{V}, f_X = 8 \text{ MHz})$$

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Resolution			8	8	8	bit
Overall error Note					± 0.6	%
Conversion time	t _{CONV}		14			μs
Analog input voltage	V _{IAN}		AV _{SS}		AV_{DD}	V
Reference voltage	AV _{DD} / AV _{REF}	$AV_{DD} = V_{DD}$	V _{DD}	V_{DD}	V_{DD}	V
AV _{DD} / AV _{REF} current	I _{REF}	ADCS-bit = 1		750	1500	пΔ
	'KEF	ADCS bit = 0		0	3	μs V μA

Note: Overall error excluding quantization (± 1/2 LSB). It is indicated as a ratio to the full-scale value.

Remark: f_X: Main system clock oscillation frequency.

(2)
$$\mu$$
PD780824A(A1), μ PD780826A(A1), μ PD780828A(A1) ($T_A = -40^{\circ}\text{C}$ to +110°C, $V_{DD} = 4.0$ to 5.5 V, AV_{SS} = V_{SS} = 0V, $f_X = 8$ MHz)

These specifications are only target values and may not be satisfied by mass-produced products.

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Resolution			8	8	8	bit
Overall error Note					± 1.3	%
Conversion time	t _{CONV}		14			μs
Analog input voltage	V _{IAN}		AV _{SS}		AV_{DD}	V
Reference voltage	AV _{DD} / AV _{REF}	$AV_{DD} = V_{DD}$	V _{DD}	V_{DD}	V _{DD}	V
AV _{DD} / AV _{REF} current	I _{REF}	ADCS-bit = 1		750	1500	пΛ
TWDD / TWREE GUITOIN		ADCS bit = 0		0	3	μA

Note: Overall error excluding quantization (± 1/2 LSB). It is indicated as a ratio to the full-scale value.

Remark: f_X : Main system clock oscillation frequency.

(3) μ PD780824A(A2), μ PD780826A(A2), μ PD780828A(A2) ($T_A = -40$ °C to +125°C, $V_{DD} = 4.0$ to 5.5 V, $AV_{SS} = V_{SS} = 0$ V, $f_X = 8$ MHz)

These specifications are only target values and may not be satisfied by mass-produced products.

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Resolution			8	8	8	bit
Overall error Note					± 1.3	%
Conversion time	t _{CONV}		14			μs
Analog input voltage	V _{IAN}		AV _{SS}		AV_{DD}	V
Reference voltage	AV _{DD} / AV _{REF}	$AV_{DD} = V_{DD}$	V_{DD}	V_{DD}	V_{DD}	V
AV _{DD} / AV _{REF} current	I _{REF}	ADCS-bit = 1		750	1500	μA
		ADCS bit = 0		0	3	μΑ

Note: Overall error excluding quantization (± 1/2 LSB). It is indicated as a ratio to the full-scale value.

Remark: f_X : Main system clock oscillation frequency.

25.5.6 Data Memory Stop Mode Low Supply Voltage Data Retention Characteristics

(1) μPD780824A(A), μPD780826A(A), μPD780828A(A), μPD78F0828A(A)

 $(T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Data retention power supply voltage	V_{DDDR}		2.5		5.5	V
Data retention power supply current	I _{DDDR}	V _{DDDR} = 4.0 V		1	30	μA
Release signal set time	t _{SREL}		0			μs
Oscillation stabilization wait time	t _{WAIT}	Release by RESET		2 ¹⁷ /f _X		ms
Joseph Mark time		Release by interrupt		Note		0

Note: In combination with bits 0 to 2 (OSTS0 to OSTS2) of oscillation stabilization time select register, selection of $2^{12}/f_X$ and $2^{14}/f_X$ to $2^{17}/f_X$ is possible.

Remark: f_X: Main system clock oscillation frequency.

(2) μ PD780824A(A1), μ PD780826A(A1), μ PD780828A(A1) ($T_A = -40$ °C to +110°C)

These specifications are only target values and may not be satisfied by mass-produced products.

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Data retention power supply voltage	V_{DDDR}		2.5		5.5	V
Data retention power supply current	I _{DDDR}	V _{DDDR} = 4.0 V		1	1000	μΑ
Release signal set time	t _{SREL}		0			μs
Oscillation stabilization wait time	t _{WAIT}	Release by RESET		2 ¹⁷ /f _X		ms
Somman Stabilization Walt time	VVAII	Release by interrupt		Note		1110

Note: In combination with bits 0 to 2 (OSTS0 to OSTS2) of oscillation stabilization time select register, selection of $2^{12}/f_X$ and $2^{14}/f_X$ to $2^{17}/f_X$ is possible.

Remark: f_X: Main system clock oscillation frequency.

(3) μ PD780824A(A2), μ PD780826A(A2), μ PD780828A(A2) ($T_A = -40$ °C to +125°C)


These specifications are only target values and may not be satisfied by mass-produced products.

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Data retention power supply voltage	V_{DDDR}		2.5		5.5	V
Data retention power supply current	I _{DDDR}	V _{DDDR} = 4.0 V		1	1000	μΑ
Release signal set time	t _{SREL}		0			μs
Oscillation stabilization wait time	t _{WAIT}	Release by RESET		2 ¹⁷ /f _X		ms
Something and the second secon	-VVAII	Release by interrupt		Note		0


Note: In combination with bits 0 to 2 (OSTS0 to OSTS2) of oscillation stabilization time select register, selection of $2^{12}/f_X$ and $2^{14}/f_X$ to $2^{17}/f_X$ is possible.

Remark: f_X: Main system clock oscillation frequency.


Data Retention Timing (STOP mode release by RESET)




Data Retention Timing (Standby release signal: STOP mode release by Interrupt signal)



Interrupt Input Timing



RESET Input Timing



25.5.7 Flash Memory Programming Characteristics: µPD78F0828A(A)

 $(T_A = 10^{\circ}C \text{ to } 40^{\circ}C, V_{DD} = AV_{DD} = 4.5 \text{ to } 5.5 \text{ V}, V_{SS} = AV_{SS} = 0 \text{ V}, V_{PP} = 9.7 \text{ to } 10.3 \text{ V})$

(1) Basic characteristics

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Operating frequency	f_X		4.0		8.38	MHz
	V_{DD}		4.0		5.5	V
	V _{PPL}	When V _{PP} low-level is detected	0		0.2 V _{DD}	V
Supply voltage	V_{PP}	When V _{PP} high-level is detected	0.8 V _{DD}	V_{DD}	1.2 V _{DD}	V
	V_{PPH}	When V _{PP} high-voltage is detected and for programming	9.7	10.0	10.3	V
Number of rewrites	C_{WRT}		20 ^{Note}			Times
Programming temperature	t _{PRG}		10		+40	°C

Note: Operation is not guaranteed for over 20 rewrites.


Remark: After execution of the program command, execute the verify command and check that the writing has been completed normally.

(2) Serial write operation characteristics

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Set time from $V_{DD} \uparrow$ to $V_{PP} \uparrow$	t _{DRPSR}	V _{PP} high voltage	10			
Set time from V _{PP} ↑ to RESET ↑	t _{PSRRF}	V _{PP} high voltage	1.0			μs
V _{PP} ↑ count start time from RESET ↑	t _{RFCF}	V _{PP} high voltage	1.0			
Count execution time	t _{COUNT}				2.0	ms
V _{PP} counter high-level width	t _{CH}		8.0		Note	
V _{PP} counter low-level width	t _{CL}		8.0		Note	μs
V _{PP} counter rise/fall time	t _R , t _F				1.0	

Note: For maximum t_{CH} / t_{CL} , please make sure to finish the pulses within the time t_{COUNT} .

Flash Write Mode Setting Timing



(3) Write erase characteristics

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
V _{PP} supply voltage	V _{PP2}	During flash memory programming	9.7	10.0	10.3	V
V _{DD} supply current	I _{DD}	When $V_{PP} = 10 \text{ V}$, $f_X = 8.38 \text{ MHz}$			50	mA
V _{PP} supply current	I _{PP}	When V _{PP} = 10 V			100	mA
Step erase time	t _{ER}	Note 1		0.2		s
Overall erase time per area	t _{ERA}	When step erase time = 0.2 s Note 2			20	s/area
Write-back time	t _{WB}	Note 3	49.4	50	50.6	ms
Number of write-backs per write-back command	c _{WB}	When write-back time = 50 ms Note 4			60	Times/ write-back command
Number of erase/ write-backs	C _{ERWB}				16	Times
Step write time	t _{WR}	Note 5	48	50	52	μs
Overall write time per word	t _{WRW}	When step write time = 50 µs (1 word = 1 byte) Note 6	48		520	μs/ word
Number of rewrites per area	C _{ERWR}	1 erase + 1 write after erase = = 1 rewrite Note 7	20			Times/ area

- Notes: 1. The recommended setting value for the step erase time is 0.2 s.
 - 2. The prewrite time before erasure and the erase verify time (write-back time) is not included.
 - 3. The recommended setting value for the write-back time is 50 ms.
 - **4.** Write-back is executed once by the issuance of the write-back command. Therefore, the number of retries must be the maximum value minus the number of commands issued.
 - **5.** Recommended step write setting value is 50 μs.
 - **6.** The actual write time per word is 100 μs longer. The internal verify time during or after a write is not included.
 - 7. When a product is first written after shipment, "erase \rightarrow write" and "write only" are both taken as one rewrite.

```
Example: P: Write, E: Erase
```


 $\begin{array}{lll} \text{Shipped product} \to & P \to E \to P \to E \to P & : \ 3 \ \text{rewrites} \\ \text{Shipped product} \to E \to P \to E \to P \to E \to P & : \ 3 \ \text{rewrites} \\ \end{array}$

Remarks: 1. The range of the operating clock during flash memory programming is the same as the range during normal operation.


2. When using the *flash*MASTER, the time parameters that need to be downloaded from the parameter files for write/erase are automatically set. Unless otherwise directed, do not change the set values.

Chapter 26 Package Drawing

80 PIN PLASTIC QFP (14 x14)



detail of lead end



NOTE

Each lead centerline is located within 0.13 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
Α	17.20±0.20	0.677±0.008
В	14.00±0.20	$0.551^{+0.009}_{-0.008}$
С	14.00±0.20	$0.551^{+0.009}_{-0.008}$
D	17.20±0.20	0.677±0.008
F	0.825	0.032
G	0.825	0.032
Н	0.32±0.06	$0.013^{+0.002}_{-0.003}$
1	0.13	0.005
J	0.65 (T.P.)	0.026 (T.P.)
K	1.60±0.20	0.063±0.008
L	0.80±0.20	$0.031^{+0.009}_{-0.008}$
М	$0.17^{+0.03}_{-0.07}$	$0.007^{+0.001}_{-0.003}$
N	0.10	0.004
Р	1.40±0.10	0.055±0.004
Q	0.125±0.075	0.005±0.003
R	3°+7° -3°	3°+7° -3°
S	1.70 MAX.	0.067 MAX.

P80GC-65-8BT

Remark: The shape and material of the ES product is the same as the mass produced product.

[MEMO]

Chapter 27 Recommended Soldering Conditions

The µPD780828A Subseries should be soldered and mounted under the conditions in the table below. For detail of recommended soldering conditions, refer to the information document **Semiconductor Device Mounting Technology Manual (IEI-1207)**.

For soldering methods and conditions other than those recommended below, consult our sales personnel.

• μ PD780824AGC(A)-XXX-8BT : 80-pin plastic QFP (14 × 14 mm) • μ PD780824AGC(A1)-XXX-8BT : 80-pin plastic QFP (14 × 14 mm) • μ PD780824AGC(A2)-XXX-8BT : 80-pin plastic QFP (14 × 14 mm)

• μ PD780826AGC(A)-XXX-8BT : 80-pin plastic QFP (14 × 14 mm) • μ PD780826AGC(A1)-XXX-8BT : 80-pin plastic QFP (14 × 14 mm) • μ PD780826AGC(A2)-XXX-8BT : 80-pin plastic QFP (14 × 14 mm)

• μ PD780828AGC(A)-XXX-8BT : 80-pin plastic QFP (14 × 14 mm) • μ PD780828AGC(A1)-XXX-8BT : 80-pin plastic QFP (14 × 14 mm) • μ PD780828AGC(A2)-XXX-8BT : 80-pin plastic QFP (14 × 14 mm)

• μ PD78F0828AGC(A)-8BT : 80-pin plastic QFP (14 × 14 mm)

Surface Mounting Type Soldering Conditions

Soldering Method	Soldering conditions	Recommended Condition Symbol
Infrared reflow	Package peak temperature: 235°C. Duration: 30 sec max. (at 210°C or above). Number of times: twice max. <precautions> (1) The second reflow should be started after the first reflow device temperature has returned to the ordinary state. (2) Flux washing must not be performed by the use of water after the first reflow.</precautions>	IR35-00-2
VPS	Package peak temperature: 215°C. Duration: 40 sec max. (at 210°C or above). Number of times: twice max. <precautions> (1) The second reflow should be started after the first reflow device temperature has returned to the ordinary state. (2) Flux washing must not be performed by the use of water after the first reflow.</precautions>	VR15-00-2
Wave soldering	Soldering bath temperature: 260°C max. Duration: 10 sec max. Number of times: once. Preheating temperature: 120°C max. (package surface temperature)	WS60-00-1
Pin part heating	Pin temperature: 300°C max. Duration: 3 sec max. (per device side)	-

Caution: Use of more than one soldering method should be avoided (except in the case of pin part heating).

[MEMO]

Appendix A Development Tools


The following development tools are available for the development of systems that employ the $\mu PD780828A$ Subseries.

Figure A-1 shows the development tool configuration.

- Support for PC98-NX series Unless otherwise specified, products compatible with IBM PC/ATTM computers are compatible with PC98-NX series computers. When using PC98-NX series computers, refer to the explanation for IBM PC/AT computers.
- Windows (Unless otherwise specified, "Windows" means the following OS).
- Windows 95/98
- Windows NT Version 4.0
- Windows 2000

Figure A-1: Development Tool Configuration

(a) When using the in-circuit emulator IE-78K0-NS-A



Remark: Items in broken line boxes differ according to the development environment. See A.3.1 Hardware.

A.1 Language Processing Software

NEC Software

RA78K/0 Assembler Package	This assembler converts programs written in mnemonics into an object codes executable with a microcontroller. Further, this assembler is provided with functions capable of automatically creating symbol tables and branch instruction optimization. This assembler should be used in combination with an optional device file. <precaution 0="" environment="" in="" pc="" ra78k="" using="" when=""> This assembler package is a DOS-based application. It can also be used in Windows, however, by using the Project Manager (included in assembler package) on Windows.</precaution>
CC78K/0 C Compiler Package	This compiler converts programs written in C language into object codes executable with a microcontroller. This compiler should be used in combination with an optical assembler package and device file. <pre> <pre> <pre> </pre></pre></pre>
Device File	This file contains information peculiar to the device. This device file should be used in combination with an optical tool (RA78K/0, CC78K/0, SM78K0, ID78K0-NS, and ID78K0). Corresponding OS and host machine differ depending on the tool to be used with.
CC78K/0-L C Library Source File	This is a source file of functions configuring the object library included in the C compiler package (CC78K/0). This file is required to match the object library included in C compiler package to the customer's specifications.

IAR Software

A78000	Assembler package used for the 78K0 series.
ICC78000	C compiler package used for the 78K0 series.
XLINK	Linker package used for the 78K0 series.

A.2 Flash Memory Writing Tools

FlashMASTER Flashpro III (part number: FL-PR3, PG-FP3) Flashpro IV (part number: PG-FP4) Flash Programmer	Flash programmer dedicated to microcontrollers with on-chip flash memory.	
FA-80GC-8BT	Flash memory writing adapter used connected to the Flashpro II and Flashpro III.	
Flash Memory Writing Adapter	FA-80GC-8BT: 80-pin plastic QFP (GC-8BT type)	

A.3 Debugging Tools

A.3.1 Hardware

(1) When using the In-Circuit Emulator IE-78K0-NS-A

IE-78K0-NS-A In-circuit Emulator	The in-circuit emulator serves to debug hardware and software when developing application systems using a 78K/0 Series product. It corresponds to integrated debugger (ID78K0-NS). This emulator should be used in combination with power supply unit, emulation probe, and interface adapter which is required to connect the emulator to the host machine.	
IE-70000-MC-PS-B Power Supply Unit	This adapter is used for supplying power from a receptacle of 100-V to 240-V AC.	
EB-Power FW 7301/05 Power Supply Unit	This adapter is used for supplying power from a receptable of 100 V to 240 V AC	
IE-70000-98-IF-C Interface Adapter	This adapter is required when using the PC-9800 series computer (except notebook type) as the IE-78K0-NS-A host machine (C bus compatible).	
IE-70000-CD-IF-A PC Card Interface	This is PC card and interface cable required when using notebook-type computer as the IE-78K0-NS-A host machine (PCMCIA socket compatible).	
IE-70000-PC-IF-C Interface Adapter	This adapter is required when using the IBM PC compatible computers as the IE-78K0-NS-A host machine (ISA bus compatible).	
IE-70000-PCI-IF-A Interface Adapter	This adapter is required when using a computer with PCI bus as the IE-78K0-NS host machine.	
IE-78K0-NS-P04 Emulation Board	This board emulates the operations of the peripheral hardware peculiar to a device It should be used in combination with an in-circuit emulator.	
IE-780828-NS-EM4 Probe Board	This board provides the connection and buffers between the emulation board and the connector of the emulation probe.	
NP-80GC-TQ Emulation Probe	This probe is used to connect the in-circuit emulator to a target system and is designed for use with 80-pin plastic QFP (GC-8BT type).	
NQPACK080SB YQPACK080SB YQSOCKET080SBF HQPACK080SB Conversion Adapter	This conversion adapter connects the NP-80GC-TQ to a target system board designed for a 80-pin plastic QFP (GC-8BT type).	

(2) Socket Details

NQPACK080SB	Socket for soldering on the target.
YQPACK080SB	Adapter socket for connecting the probe to the NQPACK080SB
HQPACK080SB	Lid socket for connecting the device to the NQPACK080SB
YQSOCKET080SBF	High adapter between the device to the YQPACK080SB and the probe

Appendix A Development Tools

A.3.2 Software

SM78K0 System Simulator	This system simulator is used to perform debugging at C source level or assembler level while simulating the operation of the target system on a host machine. This simulator runs on Windows. Use of the SM78K0 allows the execution of application logical testing and performance testing on an independent basis from hardware development without having to use an in-circuit emulator, thereby providing higher development efficiency and software quality. The SM78K0 should be used in combination with the optional device file.
ID78K0-NS Integrated Debugger (supporting In-Circuit Emulator IE-78K0-NS-A)	This debugger is a control program to debug 78K/0 Series microcontrollers. It adopts a graphical user interface, which is equivalent visually and operationally to Windows or OSF/Motif™. It also has an enhanced debugging function for C language programs, and thus trace results can be displayed on screen in C-language level by using the windows integration function which links a trace result with its source program, disassembled display, and memory display. In addition, by incorporating function modules such as task debugger and system performance analyzer, the efficiency of debugging programs, which run on real-time OSs can be improved. It should be used in combination with the optional device file.

[MEMO]

Appendix B Embedded Software

For efficient development and maintenance of the $\mu PD780828A$ Subseries, the following embedded software products are available.

B.1 Real-Time OS

RX78K/0 Real-time OS	RX78K/0 is a real-time OS conforming with the μ ITRON specifications. Tool (configurator) for generating nucleus of RX78K/0 and plural information tables is supplied. Used in combination with an optional assembler package (RA78K/0) and device file
MX78K0 OS	μTRON specification subset OS. Nucleus of MX78K0 is supplied. This OS performs task management, event management, and time management. It controls the task execution sequence for task management and selects the task to be executed next.

Caution: When purchasing the RX78K/0, fill in the purchase application form in advance and sign the User Agreement.

B.2 Fuzzy Inference Development Support System

FE9000/FE9200 Fuzzy knowledge data creation tool	Program that supports input, edit, and evaluation (simulation) of fuzzy knowledge data (fuzzy rule and membership function). FE9200 works on Windows.	
	Part number: μSxxxxFE9000 (PC-9800 Series) μSxxxxFE9200 (IBM PC/AT and compatible machines)	
FT9080/FT9085	Program that translates fuzzy knowledge data obtained by using fuzzy knowledge. Translator data creation tool into assembler source program for RA78K0.	
	Part number: μSxxxxFT9080 (PC-9800 Series) μSxxxxFT9085 (IBM PC/AT and compatible machines)	
FI78K0	Program that executes fuzzy inference. Executes fuzzy inference when linked with Fuzzy inference module, fuzzy knowledge data translated by translator.	
	Part number: µSxxxxFI78K0 (PC-9800 Series, IBM PC/AT and compatible machines)	
FD78K0 Fuzzy inference debugger	Support software for evaluation and adjustment of fuzzy knowledge data by using incircuit emulator and at hardware level.	
	Part number: µSxxxxFD78K0 (PC-9800 Series, PC/AT and compatible machines)	

[MEMO]

Appendix C Index

Numerics	
16-bit timer mode control register (TMC2)	
16-bit timer register (TM2)	
8-bit timer mode control register 50 (TMC50)	
8-bit timer mode control register 51 (TMC51)	
8-bit timer registers 50 and 51 (TM50, TM51)	. 131
A	
A/D conversion result register (ADCR1)	, 194
A/D converter mode register (ADM1)	. 184
Analog input channel specification register (ADS1)	
Asynchronous serial interface mode register (ASIM0)	
Asynchronous serial interface status register (ASIS0)	
Auxiliary carry flag (AC)	63
В	
Baud rate generator control register (BRGC0)223	, 229
Bit Rate Prescaler Register	
C	
CAN control register (CANC)	
CAN Receive Error Counter	
CAN Transmit Error Counter	
Capture pulse control register (CRC2)	
Capture register 20 (CR20)	
Capture register 21 (CR21)	
Carry flag (CY)	
Clock output selection register (CKS)	
Compare control register (MCMPCn)	
Compare register 50 and 51 (CR50, 51)	
Compare register n0 (MCMPn0)	
Compare register n1 (MCMPn1)	
D	
ס D/A converter mode register (DAM0)	105
DCAN Error Status Register	
DOAN Ellor otatus Negister	. 204
E	
External Interrupt Falling Edge Enable Register	
External interrupt rising edge enable register (EGP)	. 359
F	
Flash Self-Programming Mode Control Register	. 395
Free running up counter (SMCNT)	. 339
G	
General registers	65
	,,
	074
IDREC0 to IDREC4	
IDTX0 to IDTX4 register	
Internal Expansion RAM Size Switching Register	
Internal Expansion RAM Size Switching Register	
Interrupt mask flag registers (MK0L, MK0H, MK1L)	

Appendix C Index

Interrupt request flag (ADIF)
L LCD display control register (LCDC) .318 LCD display mode register (LCDM) .317 LCD timer control register (LCDTM) .327
MMask control register299Mask Identifier Control Register (MCON)278Memory Size Switching Register (IMS)388Message Count Register288Meter controller/driver clock register (SMSWI)344
Oscillation Control Register
P
Port 0
Receive buffer register (RXB0)
Serial I/O shift register (SIO30) 198 Serial I/O shift register (SIO31) 207 Serial mode switch register (SIOSWI) 209, 212, 214 Serial Operation Mode Register (CSIM30) 200, 201

Appendix C Index

Serial operation mode register (CSIM30)	199
Serial Operation Mode Register (CSIM31)	
Serial operation mode register (CSIM31)	
Sound generator amplitude register (SGAM)	
Sound generator buzzer control register (SGBR)	
Sound generator control register (SGCR)	
Special function register (SFR)	
Special Function Register List	
Stack pointer (SP)	
Successive approximation register (SAR)	
Synchronization Control Registers 0 and 1	
т	
The serial I/O shift register (SIO31)	215
Timer clock select register 50 (TCL50)	
Timer clock select register 50 (TCL50)	
Timer mode control register (MCNTC)	
Transmit control register	
Transmit shift register 1 (TXS0)	
W	
Watch Timer Mode Register (WTM)	
Watchdog timer clock select register (WDCS)	
Watchdog timer mode register (WDTM)	173
Z	
Zero flag (Z)	63

Appendix D Revision History

The following shows the revision history up to present. Application portions signifies the chapter of each edition.

The Mark * shows mayor revised points.

(1/2)

Edition No.	Major items revised	Revised Sections
EE1V1	Correction of reference times in figure 9-2 (page 165)	9.3
	Caution (page 187)	12.4
	Description for the IMS register (page 388)	23.1
	Notes 1 (page 388)	
	Description to Table 23-2 (page 388)	
	Include Caution for IMS register (page 388)	
	Notes 2 (page 389)	23.2
	Correction of Table 23-4 (page 389)	
	Change of Conditions for V _{IH1} , V _{IH2} , V _{IL1} , V _{IL2} (pages 420, 424, 428)	25.4

(2/2)

Edition No.	Major items revised	Revised Sections



Facsimile Wessage Although NEC has taken all possible steps to ensure that the documentation supplied to our customers is complete, bug free

Organization

From:			and up-to-date, we readily accept that errors may occur. Despite all the care and precautions we've taken, you may			
Name		·	encounter problems in t	he document	tation.	
Comp	any	_	you'd like to report of improvements to us.	errors or su	ggest	
Tel.		FAX				
Addres	SS					
			Thank you for you	r kind supp	ort.	
NEC Corpo Fax:	America Electronics Inc. orate Communications Dept. 1-800-729-9288 1-408-588-6130		Asian Nations except Philippines NEC Electronics Singapore Pte. Ltd. Fax: +65-6250-3583			
Marke	De Electronics (Europe) GmbH et Communication Dept. +49-211-6503-274	Korea NEC Electronics Hong Kong Ltd. Seoul Branch Fax: 02-528-4411	Japan NEC Semiconductor Technical Hotline Fax: +81- 44-435-9608			
NEC	n America do Brasil S.A. +55-11-6465-6829	Taiwan NEC Electronics Taiwan Ltd. Fax: 02-2719-5951				
	·	wing error/make the following s	uggestion:			
Docur	ment number:		Page number:			
			<u>-</u>			
If pos	sible, please fax the refe	erenced page or drawing.				
	Document Rating	Excellent Good	Acceptable	Poor		
	Clarity					
	Technical Accuracy					