AU9380
USB Flash Disk Controller
Technical Reference Manual

Revision 2.2

Contact Information:

Web site: http://www.alcormicro.com/

Taiwan
Alcor Micro Corp.
4F-1, No 200 Kang Chien Rd., Nei Hu,
Taipei, Taiwan, R.O.C.
Phone: 886-2-8751-1984
Fax: 886-2-2659-7723

Santa Clara Office	**Los Angeles Office**
2901 Tasman Drive, Suite 206	9400 Seventh St., Bldg. A2
Santa Clara, CA 95054	Rancho Cucamonga, CA 91730
USA	USA
Phone: (408) 845-9300	Phone: (909) 483-9900
Fax: (408) 845-9086	Fax: (909) 944-0464

Table of Contents

1.0 Introduction

1.1 Description

The AU9380 is a highly integrated single chip USB flash disk controller. It provides the most cost effective bridge between USB enabled PC and NAND type flash memory. AU9380 can be used as a removable storage disk in enormous data exchange applications between PC, Macintosh, laptop and workstation. It can also be configured as a bootable disk for system repairing .

The AU9380 can work with 1 to 4 NAND type flash memory chip with the combination of any popular flash memory type - 8M, 16M, 32M, 64M and 128M. Additional features include write protection switch, activity LED and password protected security .

The AU9380 integrated 48MHz PLL, 3.3V regulator, power on reset circuit and a power switch for flash memory power control.

1.2 Features

- Fully compliant with USB v1.1 specification and USB Device Class Definition for Mass Storage, Bulk-Transport v1.0
- Work with default driver from Windows ME, Windows 2000, Windows XP, Mac OS 9.1, and Mac OS X. Windows 98se is supported by vendor driver from Alcor.
- Multiple FIFO implementation for concurrent bus operation
- Support up to 4 NAND Flash memory chips with write-protected capability
- Support total flash memory size up to 256 MB
- Support mixed different size NAND Flash
- Vendor ID, product ID and strings can be customized by utility software from Alcor
- Can be configured to support dual partitions with dynamic logic disk space allocation.
- Security function supported with password protection
- LED for bus activity monitoring
- Runs at 12MHz, built-in 48 MHz PLL
- Built-in 3.3V regulator
- Built-in power switch and power management circuit to achieve 500uA suspend current required by USB specification.
- Built-in power on reset circuit
- Dedicated DMA engine to ensure highest throughput in read and write
- 48-pin TQFP package as standard package; 44-pin LQFP package is also available

2.0 Application Block Diagram

Following is the application diagram of a typical flash disk product with AU9380. By connecting the flash disk to a desktop or notebook PC through USB bus, AU9380 is implemented as a bus-powered, full speed USB disk, which can be used as a bridge for data transfer between Desktop PC and Notebook PC.

PC with USB Host Controller

PC with USB Host Controller

Notebook with USB Host Controller

3.0 Pin Assignment

The AU9380 is packed in 48-pin LQFP form factor. The figure on the following page shows the signal names for each of the pins on the chip. Accompanying the figure is the table that describes each of the pin signals.

Top pins (48–37):

Pin	Signal
48	NC
47	GPO2X
46	GPO0X
45	FMIO3
44	FMIO2
43	FMIO1
42	FMIO0
41	FMIO7
40	FMIO6
39	FMIO5
38	FMIO4
37	GPO3X

Left pins (1–12):

Pin	Signal
1	VCCA
2	GNDA
3	XTAL1
4	XTAL2
5	VCC2CF
6	VCC5V
7	VCCIO
8	RSTNX
9	USB_DP
10	USB_DM
11	GND10
12	NC

Right pins (36–25):

Pin	Signal
36	NC
35	Reserved
34	Reserved
33	Reserved
32	Reserved
31	Reserved
30	Reserved
29	GND X
28	VCCX
27	FMXChip4
26	FMXChip3
25	GPO4X

Bottom pins (13–24):

Pin	Signal
13	GPO1X
14	FMIXP
15	FMIXR
16	FMALE
17	FMCLE
18	FMXCHIP1
19	FMXCHIP2
20	FMIXD
21	FMRdyBsy
22	GPO5X
23	Reserved
24	NC

Alcor Micro Corp.

AU9380

48-PIN LQFP

Table 3-1. Pin Descriptions

Pin#	Pin Name	I/O Type	Description
1	VCCA	PWR	3.3V input for PLL
2	GNDA	PWR	Ground
3	XTAL1	I	Crystal Oscillator Input (12MHz)
4	XTAL2	O	Crystal Oscillator Output (12MHz)
5	VCC2FM	O	Connect to Flash Memory VCC
6	VCC5V	PWR	5V power supply
7	VCCIO	PWR	Regulator 3.3V output/ IO 3.3V input
8	RSTNX	I	Hardware reset (Active Low)
9	USB_DP	I/O	USB D+
10	USB_DM	I/O	USB D-
11	GNDIO	PWR	Ground
12	NC		
13	GPO1X	O	General Purpose Output pin, used as activity LED
14	FMXWP	I	Connect to Flash Memory Write Protect
15	FMXWr	O	Connect to Flash Memory Write Enable
16	FMALE	O	Connect to Flash Memory Address Latch Enable
17	FMCLE	O	Connect to Flash Memory Command Latch Enable
18	FMXChip1	O	Connect to Flash Memory Chip1 Enable
19	FMXChip2	O	Connect to Flash Memory Chip2 Enable
20	FMXRd	O	Connect to Flash Memory Read Enable
21	FMRdyXBzy	I	Connect to Flash Memory Ready/Busy Output
22	GPO5X	O	General Purpose Output pin, used as activity LED
23	Reserved		
24	NC		
25	GPO4X	O	General Purpose Output pin, used as activity LED
26	FMXChip3	O	Connect to Flash Memory Chip3 Enable

27	FMXChip4	O	Connect to Flash Memory Chip4 Enable

28	VCCK	PWR	Core 3.3V Input
29	GNDK	PWR	Ground
30	RESERVED		
31	RESERVED		
32	RESERVED		
33	RESERVED		
34	RESERVED		
35	RESERVED		
36	NC		
37	GPO3X	O	General Purpose Output pin, used as activity LED
38	FMIO4	I/O	Connect to Flash Memory Data IO4
39	FMIO5	I/O	Connect to Flash Memory Data IO5
40	FMIO6	I/O	Connect to Flash Memory Data IO6
41	FMIO7	I/O	Connect to Flash Memory Data IO7
42	FMIO0	I/O	Connect to Flash Memory Data IO0
43	FMIO1	I/O	Connect to Flash Memory Data IO1
44	FMIO2	I/O	Connect to Flash Memory Data IO2
45	FMIO3	I/O	Connect to Flash Memory Data IO3
46	GPO0X	O	General Purpose Output pin, used as activity LED
47	GPO2X	O	General Purpose Output pin, used as activity LED
48	NC		

# 4.0 System Architecture and Reference Design

4.1 AU9380 Block Diagram

Alcor Micro - AU9380 Flash Memory Card Reader Block Diagram

USB Upstream Port	XCVR → USB SIE → USB FIFO → RAM → FM control & FIFO → Support up to 4 Flash Memory
	Processor ROM
3.3 V	3.3 V Voltage Regulator & Power off ← Suspend
	12MHz XTAL

4.2 Sample Schematics

Disclaimer: This schematic is for reference only.
Alcor Micro Corp. makes no warranty for the use of its
products and bears no responsibility for any error that
appear in this document. Specifications are subject to
change without notice.

U1 — AU9380-48PIN

Pin	Name		Name	Pin
1	VCCA	NC	48
2	GNDA	GPO2X	47
3	XTAL1	GPO0X	46
4	XTAL2	FMIO3	45
5	VCC2FM	FMIO2	44
6	VCC5V	FMIO1	43
7	VCCIO	FMIO0	42
8	RSTNX	FMIO7	41
9	USB_DP	FMIO6	40
10	USB_DM	FMIO5	39
11	GNDIO	FMIO4	38
12	NC	GPO3X	37
13	GPO1X	NC	36
14	FMXWP	RESERVED	35
15	FMXWR	RESERVED	34
16	FMALE	RESERVED	33
17	FMCLE	RESERVED	32
18	FMXCHIP1	RESERVED	31
19	FMXCHIP2	RESERVED	30
20	FMXRD	GNDK	29
21	FMRDXBZY	VCCK	28
22	GPO5X	FMXCHIP4	27
23	RESERVED	FMXCHIP3	26
24	NC	GPO4X	25

J1
VCC 1
DATA- 2
DATA+ 3
GND 4
FGND1 5

VCC VCC3.3
FB F1 C1 0.1UF C2 10UF R1 1.5K C3 1UF FB F2 C4 0.1UF
R2 39 R3 39

SW1
VCC3.3 1 2 3

R4 47K   VCC2FM

VCC3.3 R6 330 D6 GPO5X

VCC VCC5V C7 0.1UF

C5 18PF R5 1M Y1 12MHZ XTAL1
C6 18PF XTAL2

VCC3.3 FB F4 C10 0.1UF C11 0.1UF VCCA FB F6 GNDA

VCC3.3 FB F3 C8 0.1UF C9 0.1UF VCCK FB F5 GNDK

FMIO[0..7]

Size	Document Number		Rev
A		Au9380 demostartion schematic	1.0a
Date:	Tuesday, September 10, 2002	Sheet 1 of 1	

FMIO[0..7]

U2

Pin	Signal		Signal	Pin
FMIO0	29	I/O0	VCC	12
FMIO1	30	I/O1	VCC	37
FMIO2	31	I/O2		
FMIO3	32	I/O3		
FMIO4	41	I/O4		
FMIO5	42	I/O5		
FMIO6	43	I/O6		
FMIO7	44	I/O7		

VCC2FM

R/B̄   7   FMRDYXBZY
R̄Ē   8   FMXRD
C̄Ē   9   FMXCHIP1
CLE   16   FMCLE
ALE   17   FMALE
W̄Ē   18   FMXWR
WP   19

VCC2FM

6   GND
13   VSS
36   VSS

K9F5608U0A-YCB0

JP1

	Signal
GND	1
FMRDYXBZY	2
FMXRD	3
FMXCHIP3	4
FMXCHIP4	5
VCC2FM	6
FMCLE	7
FMALE	8
FMXWR	9
VCC2FM	10

HEADER 10

JP2

	Signal
10	FMIO7
9	FMIO6
8	FMIO5
7	FMIO4
6	VCC2FM
5	GND
4	FMIO3
3	FMIO2
2	FMIO1
1	FMIO0

HEADER 10

U3

Pin	Signal		Signal	Pin
FMIO0	29	I/O0	VCC	12
FMIO1	30	I/O1	VCC	37
FMIO2	31	I/O2		
FMIO3	32	I/O3		
FMIO4	41	I/O4		
FMIO5	42	I/O5		
FMIO6	43	I/O6		
FMIO7	44	I/O7		

VCC2FM

R/B̄   7   FMRDYXBZY
R̄Ē   8   FMXRD
C̄Ē   9   FMXCHIP2
CLE   16   FMCLE
ALE   17   FMALE
W̄Ē   18   FMXWR
WP   19

VCC2FM

6   GND
13   VSS
36   VSS

K9F5608U0A-YCB0

Size A	Document Number	Rev
	Au9380 demostartion schematic	*1.0a*
Date: Tuesday, September 10, 2002	Sheet 1 of 1	

5.0 Electrical Characteristics

5.1 Recommended Operating Conditions

SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS
V_{CC}	Power Supply	4.75	5	5.25	V
V_{IN}	Input Voltage	0		V_{CC}	V
T_{OPR}	Operating Temperature	0		85	^{O}C
T_{STG}	Storage Temperature	-40		125	^{O}C

5.2 General DC Characteristics

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
I_{IL}	Input low current	no pull-up or pull-down	-1		1	?A
I_{IH}	Input high current	no pull-up or pull-down	-1		1	?A
I_{OZ}	Tri-state leakage current		-10		10	?A
C_{IN}	Input capacitance			5		?F
C_{OUT}	Output capacitance			5		?F
C_{BID}	Bi-directional buffer capacitance			5		?F

5.3 DC Electrical Characteristics for 3.3 volts operation

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
V_{IL}	Input Low Voltage	CMOS			0.9	V
V_{IH}	Input Hight Voltage	CMOS	2.3			V
V_{OL}	Output low voltage	I_{OL}=4mA, 16mA			0.4	V
V_{OH}	Output high voltage	I_{OH}=4mA,16mA	2.4			V
R_{I}	Input Pull-up/down resistance	Vil=0_V or Vih=V_{CC}		10k/200k		K?

5.4 Crystal Oscillator Circuit Setup for Characterization

The following setup was used to measure the open loop voltage gain for crystal oscillator circuits. The feedback resistor serves to bias the circuit at its quiescent operating point and the AC coupling capacitor, Cs, is much larger than C1 and C2.

5.5 ESD Test Results

Test Description : ESD Testing was performed on a Zapmaster system using the Human-Body –Model (HBM) and Machine-Model (MM), according to MIL_STD 883 and EIAJ IC_121 respectively.

- ✍✍ Human-Body-Model stress devices by sudden application of a high   voltage supplied by a 100 PF capacitor through 1.5 Kohm resistance.
- ✍✍ Machine-Model stresses devices by sudden application of a high voltage supplied by a 200 PF capacitor through very low (0 ohm) resistance

Test circuit & condition

- ✍✍ Zap Interval : 1 second
- ✍✍ Number of Zaps : 3 positive and 3 negative at room temperature
- ✍✍ Critera : I-V Curve Tracing

Model	Model	S/S	TARGET	Results
HBM	Vdd, Vss, I/C	15	4000V	Pass
MM	Vdd, Vss, I/C	15	200V	Pass

5.6 Latch-Up Test Results

Test Description: Latch-Up testing was performed at room ambient using an IMCS-4600 system which applies a stepped voltage to one pin per device with all other pins open except Vdd and Vss which were biased to 5 Volts and ground respectively.

Testing was started at 5.0 V (Positive) or 0 V(Negative), and the DUT was biased for 0.5 seconds.

If neither the PUT current supply nor the device current supply reached the predefined limit (DUT=0 mA , Icc=100 mA), then the voltage was increased by 0.1 Volts and the pin was tested again.

This procedure was recommended by the JEDEC JC-40.2 CMOS Logic standardization committee.

Notes:
1. DUT: Device Under Test.
2. PUT: Pin Under Test.

Icc Measurement

m

V Supply

1 Source

+

Pin under | Vcc | Untested Output Open Circuit

DUT

Untested Input Tied to V supply

GND

+

Trigger Source

Test Circuit : Positive Input/ output Overvoltage /Overcurrent

Icc Measurement

**Test Circuit : Negative Input/ Output Overvoltage /Overcurrent**

Icc Measurement

Supply Voltage test

Latch–Up Data

Model	Model	Voltage (v)/ Current (mA)	S/S	Results
Voltage	+	11.0	5	Pass
	-	11.0		
Current	+	200	5	
	-	200		
Vdd-Vxx		9.0	5	Pass

6.0 Mechanical Information

body size		lead count	A1	A2	L1	b	c	e
D1	E1							
7	7	32	0.1	1.4	1	0.35	0.127	0.8
7	7	44	0.1	1.4	1	0.2	0.127	0.5
7	7	48	0.1	1.4	1	0.2	0.127	0.5
10	10	44	0.1	1.4	1	0.3	0.127	0.8
10	10	64	0.1	1.4	1	0.2	0.127	0.5
10	10	80	0.1	1.4	1	0.16	0.127	0.4
12	12	80	0.1	1.4	1	0.2	0.127	0.5
12	12	100	0.1	1.4	1	0.16	0.127	0.4
14	14	64	0.1	1.4	1	0.35	0.127	0.8
14	14	80	0.1	1.4	1	0.3	0.127	0.65
14	14	100	0.1	1.4	1	0.2	0.127	0.5
14	14	120	0.1	1.4	1	0.16	0.127	0.4
14	14	128	0.1	1.4	1	0.16	0.127	0.4
14	20	100	0.1	1.4	1	0.3	0.127	0.65
14	20	128	0.1	1.4	1	0.2	0.127	0.5
20	20	144	0.1	1.4	1	0.2	0.127	0.5
20	20	160	0.1	1.4	1	0.16	0.127	0.4
24	24	160	0.1	1.4	1	0.2	0.127	0.5
24	24	176	0.1	1.4	1	0.16	0.127	0.4
24	24	216	0.1	1.4	1	0.16	0.127	0.4
28	28	160	0.1	1.4	1	0.3	0.127	0.65
28	28	208	0.1	1.4	1	0.2	0.127	0.5
28	28	256	0.1	1.4	1	0.16	0.127	0.4

A1	stand-off
A2	body thickness
L1	lead length
b	lead width
c	lead thickness
e	lead pitch