**TDA1514A** 

#### **GENERAL DESCRIPTION**

The TDA1514A integrated circuit is a hi-fi power amplifier for use as a building block in radio, to and other audio applications. The high performance of the IC meets the requirements of digital sources (e.g. Compact Disc equipment).

The circuit is totally protected, the two output transistors both having thermal and SOAR protection (see Fig.3). The circuit also has a mute function that can be arranged for a period after power-on with a delay time fixed by external components.

The device is intended for symmetrical power supplies but an asymmetrical supply may also be used.

#### **Features**

- High output power (also without bootstrap)
- Low offset voltage
- Good ripple rejection
- Mute/stand-by facilities
- Thermal protection
- Protected against electrostatic discharge
- No switch-on or switch-off clicks
- Very low thermal resistance
- Safe Operating Area (SOAR) protection
- Short-circuit protection

#### QUICK REFERENCE DATA

parameter	conditions	symbol	min.	typ.	max.	unit
Supply voltage range (pin 6 to pin 4)		Vp	± 9	_	± 30	V
Total quiescent current	$V_P = \pm 27.5 \text{ V}$	I <sub>tot</sub>	_	60	_	mΑ
Output power	THD = $-60 \text{ dB}$ ; Vp = $\pm 27.5 \text{ V}$ ; R <sub>L</sub> = $8 \Omega$	Po	_	40	_	w
	$V_P = \pm 23 V;$ $R_L = 4 \Omega$	Po	_	50	_	w
Closed loop voltage gain	determined externally	G <sub>c</sub>	_	30	_	dB
Input resistance	determined externally	Ri	_	20	_	kΩ
Signal plus noise-to-noise ratio	P <sub>o</sub> = 50 mW	(S+N)/N	-	82	_	dB
Supply voltage ripple rejection	f = 100 Hz	SVRR	_	72		dB

#### **PACKAGE OUTLINE**

9-lead SIL, plastic power (SOT131A).

June 1989 1–47

### **TDA1514A**




Fig.1 Block diagram.

**TDA1514A** 

**RATINGS** 

Limiting values in accordance with the Absolute Maximum Rating System (IEC 134)

parameter	symbol	min.	max.	unit	
Supply voltage (pin 6 to pin 4)	VP	_	± 30	V	
Bootstrap voltage (pin 7 to pin 4)	V <sub>bstr</sub>	_	70	V	
Output current (repetitive peak)	Io	_	8	Α	
Operating ambient temperature range	Tamb	see Fig.2			
Storage temperature range	T <sub>stg</sub>	-65	+ 150	oC	
Power dissipation		see Fig.2			
Thermal shut-down protection time	tpr	_	1	hour	
Short circuit protection time*	t <sub>SC</sub>	-	10	min	
Mute voltage (pin 3 to pin 4)	V <sub>m</sub>	_	7	V	

#### THERMAL RESISTANCE

From junction to mounting base

 $R_{th j-mb}$  max. = 1 K/W

June 1989

<sup>\*</sup> Symmetrical power supply: AC and DC short-circuit protected. Asymmetrical power supply: AC short-circuit protected. Driven by a pink-noise voltage.

### **TDA1514A**




Fig.2 Power derating curve.

The theoretical maximum power dissipation for  $P_0 = 40 \text{ W}$  with a stabilized power supply is:

$$\frac{\text{Vp}^2}{2\pi^2 \,\text{R}_1}$$
 = 19 W; where Vp = ±27.5 V; R<sub>L</sub> = 8  $\Omega$ 

Considering, for example, a maximum ambient temperature of 50 °C and a maximum junction temperature of 150 °C the total thermal resistance is:

$$R_{th j-a} = \frac{150 - 50}{19} = 5.3 \text{ K/W}$$

Since the thermal resistance of the SOT131A encapsulation is  $R_{th\ j-mb} < 1$  K/W, the thermal resistance required of the heatsink is  $R_{th\ h-a} < 4.3$  K/W.

#### SAFE OPERATING AREA (SOAR) PROTECTION




Fig.3 SOAR protection curve.

June 1989

**TDA1514A** 

#### **CHARACTERISTICS**

 $V_p = \pm 27.5 \text{ V}$ ;  $R_L = 8 \Omega$ ; f = 1 kHz;  $T_{amb} = 25 \text{ °C}$ ; test circuit as Fig.4; unless otherwise specified.

parameter	conditions	symbol	min.	typ.	max.	unit
Supply voltage range				-77.		dillt.
(pin 6 to pin 4)		V <sub>P</sub>	± 9	_	± 30	V
Maximum output current						
(peak value)		IOMmax	6.4	-		Α
Operating state						
Input voltage (pins 3 to 4)		V <sub>3-4</sub>	6	_	7	V
Total quiescent current	R <sub>L</sub> = ∞	I <sub>tot</sub>	30	60	90	mA
Output power	THD = -60 dB THD = -20 dB	P <sub>o</sub>	37 -	40 51		W
Output power	$V_P = \pm 23 V;$					
	THD = -60 dB					
	$R_L = 8 \Omega$ $R_L = 4 \Omega$	P <sub>o</sub>	_	28 50		W
Total harmonic distortion	P <sub>o</sub> = 32 W	THD	_	<b>–90</b>	-80	dB
Intermodulation distortion	P <sub>O</sub> = 32 W				-00	ab .
	note 1	d <sub>im</sub>	–	-80	_	dB
Power bandwidth	(-3 dB);					
	THD =60 dB	В	_	20 to 25 000		Hz
Slew rate		dV/dt	-	10	_	V/μs
Closed loop voltage gain	note 2	G <sub>c</sub>	_	30	_	dB
Open loop voltage gain		Go	-	85	_	dB
Input impedance	note 3	Z <sub>i</sub>	1	_	-	MΩ
Signal-to-noise ratio	note 4					
Output offert water	$P_0 = 50 \text{ mW}$	S/N	80	_	-	dB
Output offset voltage Input bias current		V <sub>o</sub>	_	2	*	m∨
Output impedance		1	-	0.1	*	μΑ
Supply voltage ripple		Z <sub>o</sub>	_		0.1	Ω
rejection	ripple frequency					
•	= 100 Hz;					
	ripple voltage					
	= 500 mV <sub>eff</sub> ; (RMS value)		ļ			
	source resistance					
	= 2 kΩ	SVRR	*	-		dB
Quiescent current into pin 2	note 5	12	-	_	*	μΑ

<sup>\*</sup> Value to be fixed.

June 1989


**TDA1514A** 

#### CHARACTERISTICS (continued)

parameter	conditions	symbol	min.	typ.	max.	unit
Mute state						
Voltage on pin 3		V <sub>3-4</sub>	2	-	4.5	V
Offset voltage	•	Vo	_	*	_	V
Output voltage	V <sub>i(rms)</sub> = 2 V f = 1 kHz	V <sub>o</sub>	_	100	_	μV
Ripple rejection		RR	-	70	-	dB
Standby state						
Voltage on pin 3		V <sub>3-4</sub>	0	-	1	V
Total quiescent current		I <sub>tot</sub>	_	20	-	mA
Ripple rejection		RR	-	70	-	dB
Supply voltage to obtain standby state		± Vp	4.5	_	7.0	V

#### Notes to the characteristics

- Measured with two superimposed signals of 50 Hz and 7 kHz with an amplitude relationship of 4:1
- 2. The closed loop gain is determined by external resistors (Fig.4, R2 and R3) and is variable between 20 and 46 dB.
- 3. The input impedance in the test circuit (Fig.4) is determined by the bias resistor R1.
- 4. The noise output voltage is measured in a bandwidth of 20 Hz to 20 kHz with a source resistance of 2 k $\Omega$ .
- 5. The quiescent current into pin 2 has an impact on the mute time.
- \* Value to be fixed.



- (1) Mounting base connected to -Vp.
- (2) When used without a bootstrap these components are disconnected and pin 6 is connected to pin 7 thus decreasing the output power by approximately 4 W.

Fig.4 Application and test circuit.

June 1989 1–53