

**Features**

- 4 channels of H-bridge drivers.
- Built-in DC/DC converter control circuit.
- Built-in reset circuit.
- Built-in reduced voltage detection circuit.
- Built-in battery charging circuit.
- Built-in general purpose operation amplifier.
- Built-in thermal shutdown circuit.
- Low power consumption.
- QFP44 package.

**Description**

The AT5801 is a 4-channel driver and power controller that includes the reset, battery charge and reduced voltage detection circuits required for portable CD players on a single chip. The driver block power supply uses the on-chip switching regulator, making this component an ideal choice for low-power sets.


**Applications**

Portable compact disk players (CDP)

Portable Mini disk player (MD)


Disk-man

Other portable compact disk media

**Block Diagram**

## Pin Descriptions

Pin No.	Pin name	Function
1	BSEN	Battery voltage monitor
2	BATTY	Battery power supply input
3	RESET	Reset detection output
4	DEAD	Dead-time setting
5	SW	Booster transistor drive
6	EO	Error amplifier output
7	EI	Error amplifier input
8	SPRT	Short-circuit protection setting
9	CT	Triangular wave output
10	N.C.	
11	Op-	Operational amplifier negative input
12	VSYS1	Control circuit power supply input
13	OPOUT	Operational amplifier output
14	Op+	Operational amplifier positive input
15	VSYS2	Pre-driver power supply input
16	VREF	Reference power supply input
17	IN3	CH3 control signal input
18	IN4	CH4 control signal input
19	MUTE34	CH3/CH4 mute
20	IN2	CH2 control signal input
21	MUTE2	CH2 mute
22	IN1	CH1 control signal input
23	BRAKE1	CH1 brake
24	OUT4R	CH4 negative output
25	OUT4F	CH4 positive output
26	OUT3R	CH3 negative output
27	OUT3F	CH3 positive output
28	POWGND	Power block power supply ground
29	OUT2F	CH2 positive output
30	OUT2R	CH2 negative output
31	OUT1F	CH1 positive output
32	OUT1R	CH1 negative output
33	RCHG	Charging current setting
34	AMUTE	Reset inversion output
35	EMP	"Empty" detection output
36	HVCC	H-bridge power supply input
37	PSW	PWM transistor drive
38	CLK	External clock synchronization input
39	START	Boost DC/DC converter starting
40	OFF	Boost DC/DC converter OFF
41	CHGVCC	Charging circuit power supply input
42	SEL	"Empty" detection level switching
43	PREGND	Pre section power supply ground
44	PWMFIL	PWM phase compensation

**Pin Assignments**

**Absolute maximum ratings (Ta = 25°C)**

Parameter	Symbol	Limits	unit
Supply voltage	V <sub>CC</sub>	13.5	V
Driver output current	I <sub>O</sub>	500	mA
Power dissipation	P <sub>D</sub>	625*	mW
Operating temperature range	T <sub>OPR</sub>	0~+80	°C
Storage temperature range	T <sub>STG</sub>	-55~+150	°C

\* Derating is done 5mW/ °C for operation above Ta=25°C.

**Recommended operating conditions (Ta = 25°C)**

Parameter	Symbol	Min.	Typ.	Max.	unit
Control circuit power supply voltage	V <sub>SYS1</sub>	2.7	3.2	5.5	V
Pre-driver power supply voltage	V <sub>SYS2</sub>	2.7	3.2	5.5	V
H-bridge power supply voltage	H <sub>VCC</sub>	-	PWM	BATT	V
Power unit power supply voltage	BATT	1.5	2.4	8.0	V
Charging circuit power supply voltage	CHGVCC	3.0	4.5	8.0	V
Ambient temperature	T <sub>a</sub>	0	25	70	°C

**Electrical characteristics**

(Unless specified particular, Ta = 25°C, BATT=2.4V, V<sub>SYS1</sub>=V<sub>SYS2</sub>=3.2V, V<sub>REF</sub>=1.6V, CHGVCC=0V, CLK=88.2KHz )


Parameter	Symbol	Min.	Typ.	Max.	Unit	Conditions
<b>Total circuit</b>						
BATT stand-by current	I <sub>ST</sub>	—	0	3	μA	BATT=9V V <sub>SYS1</sub> =V <sub>SYS2</sub> =V <sub>ref</sub> =0V
BATT supply current at no-load	I <sub>BAT</sub>	—	2.5	4.0	mA	H <sub>VCC</sub> =0.45V, MUTE34=3.2V
V <sub>SYS1</sub> supply current at no-load	I <sub>SYS1</sub>	—	4.7	6.4	mA	H <sub>VCC</sub> =0.45 MUTE34=3.2V, EI=0V
V <sub>SYS2</sub> supply current at no-load	I <sub>SYS2</sub>	—	4.1	5.5	mA	H <sub>VCC</sub> =0.45V, MUTE34=3.2V
CHGVCC supply current at no-load	I <sub>CGVCC</sub>	—	0.65	2.0	mA	CHGVcc=4.5V, ROUT=OPEN
<b>H-bridge driver section</b>						
Voltage gain (CH1、3、4) (CH2)	G <sub>VC134</sub> G <sub>VC2</sub>	12 21.5	14 23.5	16 24.5	dB dB	
Gain error by polarity	Δ Gvc	—2	0	2	dB	
IN pin (CH1、3、4)	R <sub>IN134</sub>	9	11	13	kΩ	IN=1.7 and 1.8V
Input resistance (CH2)	R <sub>IN2</sub>	6	7.5	9	kΩ	
Maximum output voltage	V <sub>OUT</sub>	1.9	2.1	—	V	RL=8Ω、H <sub>VCC</sub> =BATT=4V、 IN=0~3.2V
Lower transistor saturated voltage	V <sub>SATL</sub>	—	240	400	mV	I <sub>O</sub> =-300mA、IN=0 and 3.2V
Upper transistor saturated voltage	V <sub>SATU</sub>	—	240	400	mV	I <sub>O</sub> =300mA、IN=0 and 3.2V

Input offset voltage	V <sub>OI</sub>	-8	0	8	mV	
Output offset voltage (CH1、3、4) (CH2)	V <sub>O0134</sub>	-50	0	50	mV	V <sub>ref</sub> =IN=1.6V
	V <sub>O02</sub>	-130	0	130	mV	
Dead zone	V <sub>DB</sub>	-10	0	10	mV	
BRAKE1 ON threshold voltage	V <sub>BRON</sub>	2.0	—	—	V	IN1=1.8V
BRAKE1 OFF threshold voltage	V <sub>BROFF</sub>	—	—	0.8	V	IN1=1.8V
MUTE2 ON threshold voltage	V <sub>M2ON</sub>	2.0	—	—	V	IN2=1.8V
MUTE2 OFF threshold voltage	V <sub>M2OFF</sub>	—	—	0.8	V	IN2=1.8V
MUTE34 ON threshold voltage	V <sub>M34ON</sub>	—	—	0.8	V	IN3= IN4=1.8V
MUTE2 OFF threshold voltage	V <sub>M34OFF</sub>	2.0	—	—	V	IN3= IN4=1.8V
VREF ON threshold voltage	V <sub>ref</sub> <sub>ON</sub>	1.2	—	—	V	IN1=IN2=IN3=IN4=1.8V
VREF OFF threshold voltage	V <sub>ref</sub> <sub>OFF</sub>	—	—	0.8	V	IN1= IN2=IN3=IN4=1.8V
BRAKE1 brake current	I <sub>BRAKE1</sub>	4	7	10	mA	BRAKE1 pin The current Difference between “H” and “L”
<b>PWM power supply driving section</b>						
PSW sink current	I <sub>PSW</sub>	10	13	17	mA	IN1=2.1V
HVCC level shift voltage	V <sub>SHIF</sub>	0.35	0.45	0.55	V	IN1=1.8V, HVCC—OUT1F
HVCC leak current	I <sub>HLK</sub>	—	0	5	μA	HVCC=9V VSYS1= VSYS2=BATT=0V
PWM amplifier transfer gain	G <sub>PWM</sub>	1/60	1/50	1/40	1/kΩ	IN1=1.8V, HVCC=1.2~1.4V
<b>DC/DC converter section</b>						
<b>(Error amplifier section)</b>						
VSYS1 pin threshold voltage	V <sub>SITH</sub>	3.05	3.20	3.35	V	
EO pin output voltage H	V <sub>EOH</sub>	1.4	1.6	—	V	EI=0.7V, I <sub>O</sub> =-100 μA
EO pin output voltage L	V <sub>EOL</sub>	—	—	0.3	V	EI=1.3V, I <sub>O</sub> =100 μA
<b>(Short-circuit protection)</b>						
SPRT pin voltage(normal)	V <sub>SPR</sub>	—	0	0.1	V	EI=1.3V
SPRT pin current 1 EO=H	I <sub>SPR1</sub>	6	10	16	μA	EI=0.7V
SPRT pin current 2 EO=L	I <sub>SPR2</sub>	12	20	32	μA	EI=1.3V, OFF=0V
SPRT pin current 3 (over-voltage)	I <sub>SPR3</sub>	12	20	32	μA	EI=1.3V, BATT=9.5V
SPRT pin impedance	R <sub>SPR</sub>	175	220	265	kΩ	
SPRT pin threshold voltage	V <sub>SPTH</sub>	1.10	1.20	1.30	V	EI=0.7V, CT=0V
Over-voltage protection detect	V <sub>HVPR</sub>	8.0	8.4	9.0	V	BSEN pin voltage
<b>(Transistor driving section)</b>						
SW pin output voltage 1H	V <sub>SW1H</sub>	0.78	0.98	1.13	V	BATT=C <sub>T</sub> =1.5V, I <sub>O</sub> =-2mA, VSYS1= VSYS2=0V, at start

SW pin output voltage 2H	V <sub>SW2H</sub>	1.0	1.50	—	V	C <sub>T</sub> =0V, I <sub>O</sub> =—10mA, EI=0.7V, SPRT=0V
SW pin output voltage 2L	V <sub>SW2L</sub>	—	0.3	0.45	V	C <sub>T</sub> =2V, I <sub>O</sub> =10mA,
SW pin oscillating frequency 1	f <sub>SW1</sub>	80	100	150	KHz	C <sub>T</sub> =470pF, VSYS1= VSYS2=0V, at start
SW pin oscillating frequency 2	f <sub>SW2</sub>	60	70	82	KHz	C <sub>T</sub> =470pF, CLK=0V
SW pin oscillating frequency 3	f <sub>SW3</sub>	—	88.2	—	KHz	C <sub>T</sub> =470pF
SW pin minimum pulse width	T <sub>SWMIN</sub>	0.01	—	0.6	μ sec	C <sub>T</sub> =470pF, EO=0.5~0.7V sweep
Pulse duty at start	D <sub>SW1</sub>	40	50	60	%	C <sub>T</sub> =470pF, VSYS1= VSYS2=0V
Max. pulse duty at self-running	D <sub>SW2</sub>	70	80	90	%	EI=0.7V, C <sub>T</sub> =470pF, CLK=0V
Max. pulse duty at CLK synchronization	D <sub>SW3</sub>	65	75	85	%	EI=0.7V, C <sub>T</sub> =470pF
<b>(Dead time section)</b>						
DEAD pin impedance	R <sub>DEAD</sub>	52	65	78	kΩ	
DEAD pin output voltage	V <sub>DEAD</sub>	0.78	0.88	0.98	V	
<b>(Interface section)</b>						
OFF pin threshold voltage	V <sub>OFTH</sub>	—	—	VSYS1 —2.0	V	EI=1.3V
OFF pin bias current	I <sub>OFF</sub>	75	95	115	MA	OFF=0V
START pin ON threshold voltage	V <sub>STATH1</sub>	—	—	BATT —1.0	V	VSYS1= VSYS2=0V, C <sub>T</sub> =2V
START pin OFF threshold voltage	V <sub>STATH2</sub>	BATT —0.3	—	—	V	VSYS1= VSYS2=0V, C <sub>T</sub> =2V
START pin bias current	I <sub>START</sub>	13	16	19	μ A	START=0V
CLK pin threshold voltage H	V <sub>CLKTHH</sub>	2.0	—	—	V	
CLK pin threshold voltage L	V <sub>CLKTHL</sub>	—	—	0.8	V	
CLK pin bias current	I <sub>CLK</sub>	—	—	10	μ A	CLK=3.2V
<b>(Starter circuit section)</b>						
Starter switching voltage	V <sub>STMM</sub>	2.3	2.5	2.7	V	VSYS1= VSYS2=0V~3.2V, START=0V
Starter switching hysteresis width	V <sub>SNHS</sub>	130	200	300	mV	START=0V
Discharge release voltage	V <sub>DJS</sub>	1.63	1.83	2.03	V	
<b>(Empty detection section)</b>						
Empty detection voltage 1	V <sub>EMPT1</sub>	2.1	2.2	2.3	V	VSEL=0V
Empty detection voltage 2	V <sub>EMPT2</sub>	1.7	1.8	1.9	V	ISEL=—2 μ A
Empty detection hysteresis width 1	V <sub>EMHS1</sub>	25	50	100	mV	VSEL=0V
Empty detection hysteresis width 2	V <sub>EMHS2</sub>	25	50	100	mV	ISEL=—2 μ A
EMP pin output voltage	V <sub>EMP</sub>	—	—	0.5	V	I <sub>O</sub> =1mA, BSEN=1V
EMP pin output leak current	I <sub>EMPL</sub>	—	—	1.0	μ A	BSEN=2.4V

BSEN pin input resistance	R <sub>BSEN</sub>	17	23	27	kΩ	VSEL=0V
BSEN pin leak current	I <sub>BSEN</sub>	—	—	1.0	μA	VSYS1=VSY2=0V, BSEN=4.5V
SEL pin detection voltage	V <sub>SELTH</sub>	1.5	—	—	V	V <sub>SELTH</sub> =BATT-SEL, BSEN=2V
SEL pin detection current	I <sub>SEL</sub>	—2	—	—	μA	
<b>(Reset circuit)</b>						
VSYS1 reset threshold voltage ratio	H <sub>SRT</sub>	85	90	95	%	Ratio of VSYS1 voltage and error-amp threshold voltage
Reset detection hysteresis width	V <sub>RSTHS</sub>	25	50	100	mV	
RESET pin output voltage	V <sub>RST</sub>	—	—	0.5	V	I <sub>O</sub> =1mA, VSYS1=VSYS2=2.8V
RESET pin pull up resistance	R <sub>RST</sub>	72	90	108	kΩ	
AMUTE pin output voltage 1	V <sub>AMTI</sub>	BATT —0.4	—	BATT	V	I <sub>O</sub> =—1mA, VSYS1=VSYS2=2.8V
AMUTE pin output voltage 2	V <sub>AMT2</sub>	BATT —0.4	—	BATT	V	I <sub>O</sub> =—1mA, START=0V VSYS1=VSYS2=2.8V
AMUTE pin pull down resistance	R <sub>AMT</sub>	77	95	113	kΩ	
<b>(Operational amplifier section)</b>						
Input bias current	I <sub>BIAS</sub>	—	—	300	nA	OP+=1.6V
Input offset voltage	V <sub>IOIP</sub>	—5.5	0	5.5	mV	
High level output voltage	V <sub>OHOP</sub>	2.8	—	—	V	RL=OPEN
Low level output voltage	V <sub>OLOP</sub>	—	—	0.2	V	RL=OPEN
Output drive current (source)	I <sub>SOU</sub>	—	—6.5	—3.0	mA	Output short to GND by 50Ω
Output drive current (sink)	I <sub>SIN</sub>	0.4	0.7	—	mA	Output short to VSYS by 50Ω
Open loop voltage gain	GVO	—	70	—	dB	VIN=—75dBV,f=1kHz
Slew rate	SR	—	0.5	—	V/μs	
<b>(Charging circuit section)</b>						
RCHG pin bias voltage	V <sub>RCHG</sub>	0.71	0.81	0.91	V	CHGVcc=4.5V, RCHG=1.8kΩ
RCHG pin output resistance	R <sub>RCHG</sub>	0.75	0.95	1.20	kΩ	CHGVcc=4.5V, RCHG=0.5 and 0.6V
SEL pin leak current 1	I <sub>SELLK</sub>	—	—	1.0	μA	CHGVcc=4.5V,RCHG=OPEN
SEL pin leak current 2	I <sub>SELLK</sub>	—	—	1.0	μA	CHGVcc=0.6V,RCHG=1.8kΩ
SEL saturation voltage	V <sub>SELCG</sub>	—	0.45	1.0	V	CHGVcc=4.5V, I <sub>O</sub> =200mA, RCHG=0Ω

\*This product is not designed for protection against radioactive rays.

**Application**


## Application explanation

### ⟨ H-bridge driver ⟩

#### 1.Mute function

Brake function and mute function are assigned to CH1 and other channels of the four channels respectively.

- When the BRAKE pin is low is normal operation (high is CH1 mute on),and enters a brake mode.
- When the MUTE2 pin is low is normal operation (high is CH2 mute on).
- When the MUTE34 pin is high is normal operation (low is CH3,4 mute on).
- 

#### 2.VREF drop mute

When the voltage impressed to VREF terminal is 1.0V (typ.) or less, impedance of driver output becomes “high”.

#### 3.Thermal shutdown

If the chip temperature rises above 150 °C,then the thermal shutdown (TSD) circuit is activated and the output current is cut. When the chip temperature has dropped to 120 °C,then output current begins to flow.

#### 4.Driver gain

Driver input resistance is 10k Ω of CH1, CH3,CH4 and input resistance of CH2 is 7.5k Ω .Driver gain can obtain under-mentioned expression and set it.

$$\text{CH1,3,4} \quad G_v = 20 \log \left| \frac{55k}{11k+R} \right|$$

$$\text{CH2} \quad G_v = 20 \log \left| \frac{110k}{7.5k+R} \right|$$

R is External resistance


The power supply of drive output stage is HVcc terminal and that of pre-drive circuit is VSYS2 terminal. Attach by-pass capacitor (approximately 0.1 μF) to the leg of this IC between the power supplies.

### ⟨ DC/DC converter control circuit ⟩

#### 1.Output voltage

Booster circuit of voltage (VSYS1) can be configured with external component. The voltage is defined as follows.

$$\text{VSYS} = 1.24 \times \frac{\frac{R_1 \cdot R_3}{R_1 + R_3} + \frac{R_2 \cdot R_4}{R_2 + R_4}}{\frac{R_2 \cdot R_4}{R_2 + R_4}} \text{ (V)}$$



## 2.Short-circuit protection function

When the output of error amplifier is “H”, if the voltage of SPRT terminal has reached 1.2V(typ.) upon charging the terminal, switching of SW terminal is disabled. Time to disable switching depends on a capacitor of the SPRT terminal and it can be calculated by the under-mentioned expression:

$$t = CSPRT \times \frac{VTH}{ISPRT} \text{ (sec)}$$

$$(VTH = 1.20V, ISPRT = 10\mu A)$$

## 3.Soft-start function

The soft-start is functioned by putting a capacitor between DEAD terminal and GND. Max duty can be changed by attaching resistance to 4-pin.

$$t = CDEAD \times R \text{ (sec)}$$

$$(R = 65K\Omega)$$

## 4.Power-off operation

SPRT terminal is charged by setting OFF terminal to “L”. Then, switching of SW terminal is terminated when the voltage of the SPRT terminal has reached 1.2V(typ.). Time to disable switching depends on a capacitor of the SPRT terminal and it can be calculated by the under-mentioned expression:

$$t = CSPRT \times \frac{VTH}{IOFF} \text{ (sec)}$$

$$(VTH = 1.20V, IOFF = 20\mu A)$$

## 5.Over-voltage protection operation

When the voltage impressed to BSEN terminal

has been 8.4V(typ.), SPRT terminal is charged.


Then, switching of SW terminal is terminated when the voltage of the SPRT terminal has reached 1.2V(typ.). Time to disable switching depends on a capacitor of the SPRT terminal and it can be calculated by the under-mentioned expression:

$$t = CSPRT \times \frac{VTH}{IHV} \text{ (sec)}$$

$$(VTH = 1.20V, IHV = 20\mu A)$$

## ⟨ PWM power supply drive circuit ⟩

This circuit detects a maximum output level of drivers of four channels and performs the PWM supply of load drive power supply. This circuit uses PNP transistor, Schottky Diode and Capacitor as external component.



## ⟨ “Empty” detector unit ⟩

When the voltage impressed to BSEN terminal has been the detecting voltage or less, EMP terminal varies from “H” to “L”(open collector output). Hysteresis of 50mV(typ.) set to the detecting voltage to prevent the output chattering. The detecting voltage varies depending on SEL terminal as follows:

SEL pin	Detect voltage	Return voltage
L	2.2V(typ.)	2.25V(typ.)
High-Z	1.8V(typ.)	1.85V(typ.)

### ⟨ Charging circuit ⟩

The power supply of the charging unit is CHGVCC terminal and it is independent of any other circuits. Charging current is set by the resistance between RCHG terminal and GND. The charging current takes constant current through SEL terminal.

This circuit has a private thermal shutdown circuit. When the chip temperature has been 150°C, the charging current is cut. When the chip temperature has dropped to 120°C, the charging current begins to flow.

### ⟨ Reset circuit ⟩

Upon 90% of DC/DC converter output voltage, RESET terminal varies from “L” to “H” and AMUTE terminal changes from “H” to “L”. Hysteresis of 50mV(typ.) set to the reset voltage to prevent the output chattering.

## Package Outlines (units:mm): QFP-44

