



CYPRESS

CY7C1011CV33

128K x 16 Static RAM

## Features

- Pin equivalent to CY7C1011BV33
- High speed
  - $t_{AA} = 10$  ns
- Low active power
  - 360 mW (max.)
- Data Retention at 2.0
- Automatic power-down when deselected
- Independent control of upper and lower bits
- Easy memory expansion with CE and OE features
- Available in 44-pin TSOP II, 44-pin TQFP, and 48-ball VFBGA

## Functional Description

The CY7C1011CV33 is a high-performance CMOS Static RAM organized as 131,072 words by 16 bits.

Writing to the device is accomplished by taking Chip Enable (CE) and Write Enable (WE) inputs LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (I/O<sub>0</sub> through I/O<sub>7</sub>), is


written into the location specified on the address pins (A<sub>0</sub> through A<sub>16</sub>). If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O<sub>8</sub> through I/O<sub>15</sub>) is written into the location specified on the address pins (A<sub>0</sub> through A<sub>16</sub>).

Reading from the device is accomplished by taking Chip Enable (CE) and Output Enable (OE) LOW while forcing the Write Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW, then data from the memory location specified by the address pins will appear on I/O<sub>0</sub> to I/O<sub>7</sub>. If Byte High Enable (BHE) is LOW, then data from memory will appear on I/O<sub>8</sub> to I/O<sub>15</sub>. See the truth table at the back of this data sheet for a complete description of read and write modes.

The input/output pins (I/O<sub>0</sub> through I/O<sub>15</sub>) are placed in a high-impedance state when the device is deselected (CE HIGH), the outputs are disabled (OE HIGH), the BHE and BLE are disabled (BHE, BLE HIGH), or during a write operation (CE LOW, and WE LOW).

The CY7C1011CV33 is available in a standard 44-pin TSOP II package with center power and ground pinout, a 44-pin Thin Plastic Quad Flatpack (TQFP), as well as a 48-ball fine-pitch ball grid array (VFBGA) package.

## Logic Block Diagram





## Pin Configuration

TSOP II Top View	
A <sub>4</sub>	44 □ A <sub>5</sub>
A <sub>3</sub>	43 □ A <sub>6</sub>
A <sub>2</sub>	42 □ A <sub>7</sub>
A <sub>1</sub>	41 □ OE
A <sub>0</sub>	40 □ BHE
CE	39 □ BLE
I/O <sub>0</sub>	38 □ I/O <sub>15</sub>
I/O <sub>1</sub>	37 □ I/O <sub>14</sub>
I/O <sub>2</sub>	36 □ I/O <sub>13</sub>
I/O <sub>3</sub>	35 □ I/O <sub>12</sub>
V <sub>CC</sub>	34 □ V <sub>SS</sub>
V <sub>SS</sub>	33 □ V <sub>CC</sub>
I/O <sub>4</sub>	32 □ I/O <sub>11</sub>
I/O <sub>5</sub>	31 □ I/O <sub>10</sub>
I/O <sub>6</sub>	30 □ I/O <sub>9</sub>
I/O <sub>7</sub>	29 □ I/O <sub>8</sub>
WE	28 □ NC
A <sub>16</sub>	27 □ A <sub>8</sub>
A <sub>15</sub>	26 □ A <sub>9</sub>
A <sub>14</sub>	25 □ A <sub>10</sub>
A <sub>13</sub>	24 □ A <sub>11</sub>
A <sub>12</sub>	23 □ NC

**Selection Guide**

		<b>-10</b>	<b>-12</b>	<b>-15</b>	<b>Unit</b>
Maximum Access Time		10	12	15	ns
Maximum Operating Current	Comm'l	90	85	80	mA
	Ind'l	100	95	90	
Maximum CMOS Standby Current	Com'l/Ind'l	10	10	10	mA

**Pin Configurations**


### Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature ..... $-65^{\circ}\text{C}$  to  $+150^{\circ}\text{C}$

Ambient Temperature with

Power Applied..... $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$

Supply Voltage on  $V_{\text{CC}}$  to Relative GND<sup>[2]</sup> .... $-0.5\text{V}$  to  $+4.6\text{V}$

DC Voltage Applied to Outputs  
in High-Z State<sup>[2]</sup> ..... $-0.5\text{V}$  to  $V_{\text{CC}} + 0.5\text{V}$

DC Input Voltage<sup>[2]</sup> ..... $-0.5\text{V}$  to  $V_{\text{CC}} + 0.5\text{V}$

Current into Outputs (LOW).....20 mA

### Operating Range

Range	Ambient Temperature	$V_{\text{CC}}$
Commercial	$0^{\circ}\text{C}$ to $+70^{\circ}\text{C}$	$3.3\text{V} \pm 0.3\text{V}$
Industrial	$-40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$	

### DC Electrical Characteristics Over the Operating Range

Parameter	Description	Test Conditions	-10		-12		-15		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	
$V_{\text{OH}}$	Output HIGH Voltage	$V_{\text{CC}} = \text{Min.}$ , $I_{\text{OH}} = -4.0\text{ mA}$	2.4		2.4		2.4		V
$V_{\text{OL}}$	Output LOW Voltage	$V_{\text{CC}} = \text{Min.}$ , $I_{\text{OL}} = 8.0\text{ mA}$		0.4		0.4		0.4	V
$V_{\text{IH}}$	Input HIGH Voltage		2.0	$V_{\text{CC}} + 0.3$	2.0	$V_{\text{CC}} + 0.3$	2.0	$V_{\text{CC}} + 0.3$	V
$V_{\text{IL}}$	Input LOW Voltage <sup>[1]</sup>		-0.3	0.8	-0.3	0.8	-0.3	0.8	V
$I_{\text{IX}}$	Input Load Current	$\text{GND} \leq V_{\text{I}} \leq V_{\text{CC}}$	-1	+1	-1	+1	-1	+1	$\mu\text{A}$
$I_{\text{OZ}}$	Output Leakage Current	$\text{GND} \leq V_{\text{OUT}} \leq V_{\text{CC}}$ , Output Disabled		-1	+1	-1	+1	-1	$\mu\text{A}$
$I_{\text{CC}}$	$V_{\text{CC}}$ Operating Supply Current	$V_{\text{CC}} = \text{Max.}$ , $f = f_{\text{MAX}} = 1/t_{\text{RC}}$	Com'l		90		85		mA
			Ind'l		100		95		mA
$I_{\text{SB1}}$	Automatic CE Power-down Current —TTL Inputs	$\text{Max. } V_{\text{CC}}, \overline{\text{CE}} \geq V_{\text{IH}}$ $V_{\text{IN}} \geq V_{\text{IH}}$ or $V_{\text{IN}} \leq V_{\text{IL}}, f = f_{\text{MAX}}$			40		40		mA
$I_{\text{SB2}}$	Automatic CE Power-down Current —CMOS Inputs	$\text{Max. } V_{\text{CC}},$ $\overline{\text{CE}} \geq V_{\text{CC}} - 0.3\text{V},$ $V_{\text{IN}} \geq V_{\text{CC}} - 0.3\text{V},$ or $V_{\text{IN}} \leq 0.3\text{V}, f = 0$	Com'l/ Ind'l		10		10		mA

### Capacitance<sup>[2]</sup>


Parameter	Description	Test Conditions	Max.	Unit
$C_{\text{IN}}$	Input Capacitance	$T_A = 25^{\circ}\text{C}$ , $f = 1\text{ MHz}$ , $V_{\text{CC}} = 3.3\text{V}$	8	pF
$C_{\text{OUT}}$	I/O Capacitance		8	pF

#### Notes:

1.  $V_{\text{IL}}$  (min.) =  $-2.0\text{V}$  for pulse durations of less than 20 ns.
2. Tested initially and after any design or process changes that may affect these parameters.


### AC Test Loads and Waveforms<sup>[3]</sup>

**10-ns devices:**




(a)

**12-, 15-ns devices:**




(b)

**High-Z characteristics:**



(d)



(c)

### AC Switching Characteristics Over the Operating Range<sup>[4]</sup>



Parameter	Description	<b>-10</b>		<b>-12</b>		<b>-15</b>		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
<b>Read Cycle</b>								
$t_{\text{power}}^{[5]}$	$V_{\text{CC}}$ (typical) to the first access	1		1		1		μs
$t_{\text{RC}}$	Read Cycle Time	10		12		15		ns
$t_{\text{AA}}$	Address to Data Valid		10		12		15	ns
$t_{\text{OHA}}$	Data Hold from Address Change	3		3		3		ns
$t_{\text{ACE}}$	$\overline{\text{CE}}$ LOW to Data Valid		10		12		15	ns
$t_{\text{DOE}}$	$\overline{\text{OE}}$ LOW to Data Valid		5		6		7	ns
$t_{\text{LZOE}}$	$\overline{\text{OE}}$ LOW to Low-Z	0		0		0		ns
$t_{\text{HZOE}}$	$\overline{\text{OE}}$ HIGH to High-Z <sup>[6, 7]</sup>		5		6		7	ns
$t_{\text{LZCE}}$	$\overline{\text{CE}}$ LOW to Low-Z <sup>[7]</sup>	3		3		3		ns
$t_{\text{HZCE}}$	$\overline{\text{CE}}$ HIGH to High-Z <sup>[6, 7]</sup>		5		6		7	ns
$t_{\text{PU}}$	$\overline{\text{CE}}$ LOW to Power-up	0		0		0		ns
$t_{\text{PD}}$	$\overline{\text{CE}}$ HIGH to Power-down		10		12		15	ns
$t_{\text{DBE}}$	Byte Enable to Data Valid		5		6		7	ns
$t_{\text{LZBE}}$	Byte Enable to Low-Z	0		0		0		ns
$t_{\text{HZBE}}$	Byte Disable to High-Z		6		6		7	ns
<b>Write Cycle</b> <sup>[8, 9]</sup>								
$t_{\text{WC}}$	Write Cycle Time	10		12		15		ns

#### Notes:



3. AC characteristics (except High-Z) for all 10-ns parts are tested using the load conditions shown in (a). All other speeds are tested using the Thevenin load shown in (b). High-Z characteristics are tested for all speeds using the test load shown in (d).
4. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V.
5.  $t_{\text{POWER}}$  gives the minimum amount of time that the power supply should be at typical  $V_{\text{CC}}$  values until the first memory access is performed.
6.  $t_{\text{HZOE}}$ ,  $t_{\text{HZCE}}$ , and  $t_{\text{HZWE}}$  are specified with a load capacitance of 5 pF as in part (d) of AC Test Loads. Transition is measured  $\pm 500$  mV from steady-state voltage.
7. At any given temperature and voltage condition,  $t_{\text{HZCE}}$  is less than  $t_{\text{ZCE}}$ ,  $t_{\text{HZOE}}$  is less than  $t_{\text{ZOE}}$ , and  $t_{\text{HZWE}}$  is less than  $t_{\text{ZWE}}$  for any given device.
8. The internal write time of the memory is defined by the overlap of CE LOW, and WE LOW. CE and WE must be LOW to initiate a write, and the transition of either of these signals can terminate the write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the write.
9. The minimum write cycle time for Write Cycle No. 3 (WE controlled, OE LOW) is the sum of  $t_{\text{HZWE}}$  and  $t_{\text{SD}}$ .

**AC Switching Characteristics** Over the Operating Range (continued)<sup>[4]</sup>

Parameter	Description	-10		-12		-15		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
$t_{SCE}$	$\overline{CE}$ LOW to Write End	7		8		10		ns
$t_{AW}$	Address Set-up to Write End	7		8		10		ns
$t_{HA}$	Address Hold from Write End	0		0		0		ns
$t_{SA}$	Address Set-up to Write Start	0		0		0		ns
$t_{PWE}$	$\overline{WE}$ Pulse Width	7		8		10		ns
$t_{SD}$	Data Set-up to Write End	5		6		7		ns
$t_{HD}$	Data Hold from Write End	0		0		0		ns
$t_{LZWE}$	$\overline{WE}$ HIGH to Low-Z <sup>[7]</sup>	3		3		3		ns
$t_{HZWE}$	$\overline{WE}$ LOW to High-Z <sup>[6, 7]</sup>		5		6		7	ns
$t_{BW}$	Byte Enable to End of Write	7		8		10		ns



**Data Retention Waveform**

**Switching Waveforms**
**Read Cycle No. 1**<sup>[10, 11]</sup>

**Notes:**

10. Device is continuously selected.  $\overline{OE}$ ,  $\overline{CE}$ ,  $\overline{BHE}$  and/or  $BHE = V_{IL}$ .
11.  $\overline{WE}$  is HIGH for read cycle.

**Switching Waveforms (continued)**
**Read Cycle No. 2 ( $\overline{OE}$  Controlled) [11, 12]**

**Write Cycle No. 1 ( $\overline{CE}$  Controlled) [13, 14]**

**Notes:**

12. Address valid prior to or coincident with  $\overline{CE}$  transition LOW.
13. Data I/O is high-impedance if  $OE$  or  $BHE$  and/or  $BLE = V_{IH}$ .
14. If  $\overline{CE}$  goes HIGH simultaneously with  $WE$  going HIGH, the output remains in a high-impedance state.

**Switching Waveforms** (continued)

**Write Cycle No. 2 ( $\overline{\text{BLE}}$  or  $\overline{\text{BHE}}$  Controlled)**

**Write Cycle No. 3 ( $\overline{\text{WE}}$  Controlled)**






**Truth Table**

<b>CE</b>	<b>OE</b>	<b>WE</b>	<b>BLE</b>	<b>BHE</b>	<b>I/O<sub>0</sub>–I/O<sub>7</sub></b>	<b>I/O<sub>8</sub>–I/O<sub>15</sub></b>	<b>Mode</b>	<b>Power</b>
H	X	X	X	X	High-Z	High-Z	Power-down	Standby (I <sub>SB</sub> )
L	L	H	L	L	Data Out	Data Out	Read All Bits	Active (I <sub>CC</sub> )
L	L	H	L	H	Data Out	High-Z	Read Lower Bits Only	Active (I <sub>CC</sub> )
L	L	H	H	L	High-Z	Data Out	Read Upper Bits Only	Active (I <sub>CC</sub> )
L	X	L	L	L	Data In	Data In	Write All Bits	Active (I <sub>CC</sub> )
L	X	L	L	H	Data In	High-Z	Write Lower Bits Only	Active (I <sub>CC</sub> )
L	X	L	H	L	High-Z	Data In	Write Upper Bits Only	Active (I <sub>CC</sub> )
L	H	H	X	X	High-Z	High-Z	Selected, Outputs Disabled	Active (I <sub>CC</sub> )

**Ordering Information**

<b>Speed (ns)</b>	<b>Ordering Code</b>		<b>Package Name</b>	<b>Package Type</b>	<b>Operating Range</b>
10	CY7C1011CV33-10ZC		Z44	44-pin TSOP II	Commercial
	CY7C1011CV33-10BVC		BV48A	48-ball VFBGA	
	CY7C1011CV33-10ZI		Z44	44-pin TSOP II	Industrial
	CY7C1011CV33-10BVI		BV48A	48-ball VFBGA	
12	CY7C1011CV33-12ZC		Z44	44-pin TSOP II	Commercial
	CY7C1011CV33-12AC		A44	44-pin TQFP	
	CY7C1011CV33-12BVC		BV48A	48-ball VFBGA	
	CY7C1011CV33-12ZI		Z44	44-pin TSOP II	Industrial
	CY7C1011CV33-12AI		A44	44-pin TQFP	
	CY7C1011CV33-12BVI		BV48A	48-ball VFBGA	
15	CY7C1011CV33-15ZC		Z44	44-pin TSOP II	Commercial
	CY7C1011CV33-15AC		A44	44-pin TQFP	
	CY7C1011CV33-15BVC		BV48A	48-ball VFBGA	
	CY7C1011CV33-15ZI		Z44	44-pin TSOP II	Industrial
	CY7C1011CV33-15AI		A44	44-pin TQFP	
	CY7C1011CV33-15BVI		BV48A	48-ball VFBGA	




**Package Diagrams**
**44-Pin TSOP II Z44**

 DIMENSION IN MM (INCH)  
 MAX  
 MIN.

TOP VIEW

BOTTOM VIEW



51-85087-\*A

**44-Lead Thin Plastic Quad Flat Pack A44**

DIMENSIONS ARE IN MILLIMETERS


DETAIL A


51-85064-\*B

**Package Diagrams (continued)**
**48-Lead VFBGA (6 x 8 x 1 mm) BV48A**


All product and company names mentioned in this document are the trademarks of their respective holders.

**Document History Page**

**Document Title:** CY7C1011CV33 128K x 16 Static RAM  
**Document Number:** 38-05232

<b>REV.</b>	<b>ECN NO.</b>	<b>Issue Date</b>	<b>Orig. of Change</b>	<b>Description of Change</b>
**	117132	07/31/02	HGK	New Data Sheet
*A	118057	08/19/02	HGK	Pin configuration for 48-ball FBGA correction
*B	119702	10/11/02	DFP	Updated FBGA to VFBGA; updated package code on page 8 to BV48A. Updated address pinouts on page 1 to A0 to A16. Updated CMOS standby current on page 1 from 8 to 10 mA.