


128K x 8 64K x 8 CMOS DUAL-PORT STATIC RAM MODULE

IDT7M1001 IDT7M1003

FEATURES

- High-density 1M/512K CMOS Dual-Port Static RAM module
- · Fast access times:
 - -Commercial 35, 40ns
 - -Military 40, 50ns
- Fully asynchronous read/write operation from either port
- Full on-chip hardware support of semaphore signaling between ports
- Surface mounted LCC (leadless chip carriers) components on a 64-pin sidebraze DIP (Dual In-line Package)
- Multiple Vcc and GND pins for maximum noise immunity
- Single 5V (±10%) power supply
- Input/outputs directly TTL-compatible

PIN CONFIGURATION(1)



2804 drw 01

DESCRIPTION:

The IDT7M1001/IDT7M1003 is a 128K x 8/64K x 8 high-speed CMOS Dual-Port Static RAM module constructed on a multilayer ceramic substrate using eight IDT7006 (16K x 8) Dual-Port RAMs and two IDT FCT138 decoders or depopulated using only four IDT7006s and two decoders.

This module provides two independent ports with separate control, address, and I/O pins that permit independent and asynchronous access for reads or writes to any location in memory. System performance is enhanced by facilitating port-to-port communication via semaphore (SEM) "handshake" signaling. The IDT7M1001/1003 module is designed to be used as stand-alone Dual-Port RAM where on-chip hardware port arbitration is not needed. It is the users responsibility to ensure data integrity when simultaneously accessing the same memory location from both ports.

The IDT7M1001/1003 module is packaged on a multilayer co-fired ceramic 64-pin DIP (Dual In-line Package) with dimensions of only 3.2" x 0.62" x 0.38". Maximum access times as fast as 35ns over the commercial temperature range are available.

All inputs and outputs of the IDT7M1001/1003 are TTL-compatible and operate from a single 5V supply. Fully asynchronous circuitry is used, requiring no clocks or refreshing for operation of the module.

All IDT military module semiconductor components are manufacured in compliance with the latest revision of MIL-STD-883, Class B, making them ideally suited to applications demanding the highest level of performance and reliability.

PIN NAMES

| Left Port | Right Port | Description |
|------------|-----------------|---------------------|
| A (0-16)L | A (0–16)R | Address Inputs |
| I/O (0-7)L | I/O (0-7)R | Data Inputs/Outputs |
| R/WL | R/W̄R | Read/Write Enables |
| CSL | CS R | Chip Select |
| ŌĒL | OE R | Output Enable |
| SEML | <u>SEM</u> R | Semaphore Control |
| V | cc | Power |
| G | ND | Ground |

2804 tbl 01

DIP TOP VIEW


NOTE:


 For the IDT7M1003 (64K x 8) version, Pins 23 and 43 must be connected to GND for proper operation of the module.

The IDT logo is a registered trademark of Integrated Device Technology, Inc.

FUNCTIONAL BLOCK DIAGRAM

7M1001





ABSOLUTE MAXIMUM RATINGS(1)

| Symbol | Rating | Commercial | Military | Unit |
|--------|--------------------------------------|--------------|--------------|------|
| VTERM | Terminal Voltage with Respect to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| ТА | Operating Temperature | 0 to +70 | -55 to +125 | °C |
| TBIAS | Temperature Under Bias | -55 to +125 | -65 to +135 | °C |
| Тѕтс | Storage Temperature | -55 to +125 | -65 to +150 | °C |
| Іоит | DC Output Current | 50 | 50 | mA |

NOTE:

2804 tbl 02

NOTE:

CAPACITANCE⁽¹⁾ (TA = +25°C, f = 1.0MHz)

| Symbol | Parameter | Max. | Unit | |
|--------|---|-----------|------|----|
| CIN1 | Input Capacitance (CS or SEM) | VIN = 0V | 15 | pF |
| CIN2 | Input Capacitance (Data, Address, All Other Controls) | VIN = 0V | 100 | pF |
| Соит | Output Capacitance (Data) | Vout = 0V | 100 | pF |

NOTE:

2804 tbl 03

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

| Grade | Ambient Temperature | GND | Vcc |
|------------|------------------------|-----|------------|
| Military | –55°C to +125°C | 0V | 5.0V ± 10% |
| Commercial | 0°C to +70°C | 0V | 5.0V ± 10% |

2804 tbl 04

RECOMMENDED DC OPERATING CONDITIONS

| Symbol | Parameter | Min. | Тур. | Max. | Unit |
|--------|--------------------|---------------------|------|------|------|
| Vcc | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| VIH | Input High Voltage | 2.2 | - | 6.0 | V |
| VIL | Input Low Voltage | -0.5 ⁽¹⁾ | - | 0.8 | V |

2804 tbl 05

1. VIL (min.) = -3.0V for pulse width less than 20ns.

DC ELECTRICAL CHARACTERISTICS

 $(Vcc = 5V \pm 10\%, TA = -55^{\circ}C \text{ to } +125^{\circ}C \text{ or } 0^{\circ}C \text{ to } +70^{\circ}C)$

| | | | Commercial | | | | | | |
|--------|---|--|------------|---------------------|---------------------|------|---------------------|---------------------|------|
| Symbol | Parameter | Test Conditions | Min. | Max. ⁽¹⁾ | Max. ⁽²⁾ | Min. | Max. ⁽¹⁾ | Max. ⁽²⁾ | Unit |
| ICC2 | Dynamic Operating Current (Both Ports Active) | $Vcc = Max., \overline{CS} \le VIL, \overline{SEM} \ge VIH$ Outputs Open, $f = fMAX$ | | 940 | 660 | 1 | 1130 | 790 | mA |
| ICC1 | Standby Supply Current (One Port Active) | Vcc = Max., L \overline{CS} or R $\overline{CS} \ge VIH$ Outputs Open, f = fMAX | _ | 750 | 470 | | 905 | 565 | mA |
| ISB1 | Standby Supply Current (TTL Levels) | Vcc = Max., L_ \overline{CS} and R_ $\overline{CS} \ge VIH$ Outputs Open, f = fMAX L_ \overline{SEM} and R_ $\overline{SEM} \ge Vcc$ -0.2V | _ | 565 | 285 | _ | 685 | 345 | mA |
| ISB2 | Full Standby Supply Current (CMOS Levels) | L_ $\overline{\text{CS}}$ and R_ $\overline{\text{CS}}$ ≥ Vcc -0.2V ViN > Vcc 0.2V or < 0.2V L_ $\overline{\text{SEM}}$ and R_ $\overline{\text{SEM}}$ ≥ Vcc -0.2V | _ | 125 | 65 | _ | 245 | 125 | mA |

NOTES:

1. IDT7M1001 (128K x 8) version only.

2. IDT7M1003 (64K x 8) version only.

2804 tbl 06

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS
may cause permanent damage to the device. This is a stress rating only
and functional operation of the device at these or any other conditions
above those indicated in the operational sections of this specification is not
implied. Exposure to absolute maximum rating conditions for extended
periods may affect reliability.

^{1.} This parameter is guaranteed by design but not tested.

DC ELECTRICAL CHARACTERISTICS

(Vcc=5.0V \pm 10%, TA = -55° C to +125 $^{\circ}$ C and 0 $^{\circ}$ C to +70 $^{\circ}$ C)

| | | | IDT7 | M1001 | IDT7N | | |
|--------|---|--|------|-------|-------|------|------|
| Symbol | Parameter | Test Conditions | Min. | Max. | Min. | Max. | Unit |
| lu | Input Leakage (Address, Data & Other Controls) | Vcc = Max. Vin = GND to Vcc | _ | 80 | _ | 40 | μΑ |
| ILI | Input Leakage (CS and SEM) | Vcc = Max. Vin = GND to Vcc | _ | 10 | _ | 10 | μΑ |
| ILO | Output Leakage (Data) | $\frac{\text{Vcc} = \text{Max.}}{\overline{\text{CS}}} \ge \text{Vih, Vout} = \text{GND to Vcc}$ | _ | 80 | _ | 40 | μΑ |
| VoL | Output Low Voltage | Vcc = Min. IoL = 4mA | _ | 0.4 | _ | 0.4 | V |
| Vон | Output High Voltage | Vcc = Min. Iон = -4mA | 2.4 | _ | 2.4 | _ | V |

2804 tbl 07

AC TEST CONDITIONS

| Input Pulse Levels Input Rise/Fall Times | GND to 3.0V 5ns |
|--|---------------------|
| Input Timing Reference Levels | 1.5V |
| Output Reference Levels | 1.5V |
| Output Load | See Figures 1 and 2 |

2804 tbl 08




Figure 1. Output Load

Figure 2. Output Load (for tclz, tchz, tolz. tohz, twhz, tow)

*Including scope and jig.

7.5 4

AC ELECTRICAL CHARACTERISTICS

 $(VCC = 5.0V \pm 10\%, TA = -55^{\circ}C \text{ to } +125^{\circ}C \text{ and } 0^{\circ}C \text{ to } +70^{\circ}C)$

| | | _ | -35 | _4 | 10 | -50 | | |
|-----------------------|-------------------------------------|----|-----|----|------|------|------|------|
| Symbol | Parameter Min. Max. | | | | Max. | Min. | Max. | Unit |
| Read Cyc | cle | • | | • | | • | | |
| trc | Read Cycle Time | 35 | | 40 | | 50 | _ | ns |
| taa | Address Access Time | _ | 35 | _ | 40 | _ | 50 | ns |
| tacs ⁽²⁾ | Chip Select Access Time | _ | 35 | _ | 40 | _ | 50 | ns |
| toE | Output Enable Access Time | _ | 20 | _ | 25 | _ | 30 | ns |
| tон | Output Hold From Address Change | 3 | _ | 3 | _ | 3 | _ | ns |
| tcLz ⁽¹⁾ | Chip Select to Output in Low-Z | 3 | _ | 3 | _ | 3 | _ | ns |
| tcHz ⁽¹⁾ | Chip Deselect to Output in High-Z | _ | 20 | _ | 20 | _ | 25 | ns |
| toLz ⁽¹⁾ | Output Enable to Output in Low-Z | 3 | _ | 3 | _ | 3 | _ | ns |
| tonz ⁽¹⁾ | Output Disable to Output in High-Z | _ | 20 | _ | 20 | _ | 25 | ns |
| tpu ⁽¹⁾ | Chip Select to Power-Up Time | 0 | _ | 0 | _ | 0 | _ | ns |
| tPD ⁽¹⁾ | Chip Disable to Power-Down Time | _ | 50 | _ | 50 | _ | 50 | ns |
| tsop | SEM Flag Update Pulse (OE or SEM) | 15 | _ | 15 | _ | 15 | _ | ns |
| Write Cyc | cle | | | | | | | |
| twc | Write Cycle Time | 35 | _ | 40 | _ | 50 | _ | ns |
| tcw ⁽²⁾ | Chip Select to End-of-Write | 30 | _ | 35 | _ | 40 | _ | ns |
| taw | Address Valid to End-of-Write | 30 | _ | 35 | _ | 40 | _ | ns |
| tas1 ⁽³⁾ | Address Set-up to Write Pulse Time | 5 | _ | 5 | _ | 5 | _ | ns |
| tAS2 | Address Set-up to CS Time | 0 | _ | 0 | _ | 0 | _ | ns |
| twp | Write Pulse Width | 30 | _ | 35 | _ | 40 | _ | ns |
| twR ⁽⁴⁾ | Write Recovery Time | 0 | _ | 0 | _ | 0 | _ | ns |
| tow | Data Valid to End-of-Write | 25 | _ | 30 | _ | 35 | _ | ns |
| tDH ⁽⁴⁾ | Data Hold Time | 0 | _ | 0 | _ | 0 | _ | ns |
| tonz ⁽¹⁾ | Output Disable to Output in High-Z | _ | 20 | _ | 20 | _ | 25 | ns |
| twnz ⁽¹⁾ | Write Enable to Output in High-Z | _ | 20 | _ | 20 | _ | 25 | ns |
| tow ^(1, 4) | Output Active from End-of-Write | 0 | _ | 0 | _ | 0 | _ | ns |
| tswrd | SEM Flag Write to Read Time | | | | | 15 | _ | ns |
| tsps | SEM Flag Contention Window | 15 | _ | 15 | _ | 15 | _ | ns |
| Port-to-P | ort Delay Timing | | | | | | | |
| twdd ⁽⁵⁾ | Write Pulse to Data Delay | _ | 60 | _ | 65 | _ | 70 | ns |
| tDDD ⁽⁵⁾ | Write Data Valid to Read Data Valid | _ | 45 | _ | 50 | _ | 55 | ns |
| IOTES: | | | | | | | | |


NOTES

2804 tbl 09


- 1. This parameter is guaranteed by design but not tested.
- 2. To access RAM $\overline{CS} \le VIL$ and $\overline{SEM} \ge VIH$. To access semaphore, $\overline{CS} \ge VIH$ and $\overline{SEM} \le VIL$.
- 3. $t_{AS1}=0$ if R/\overline{W} is asserted LOW simultaneously with or after the \overline{CS} LOW transition.
- 4. For $\overline{\text{CS}}$ controlled write cycles, twn= 5ns, tDH= 5ns, tow= 5ns.
- 5. Port-to-Port delay through the RAM cells from the writing port to the reading port.

7.5 5

TIMING WAVEFORM OF READ CYCLE NO. 1 (EITHER SIDE)(1,2,4)




TIMING WAVEFORM OF READ CYCLE NO. 2 (EITHER SIDE)(1,3,5)



1. R/W is HIGH for Read Cycles

- 2. Device is continuously enabled. \overline{CS} = LOW. This waveform cannot be used for semaphore reads.
- 3. Addresses valid prior to or coincident with $\overline{\text{CS}}$ transition LOW.
- 4. $\overline{OE} = LOW$.
- 5. To access RAM, $\overline{CS} = LOW$, $\overline{SEM} = H$. To access semaphore, $\overline{CS} = HIGH$ and $\overline{SEM} = LOW$.
- 6. This parameter is guaranteed by design but not tested.

TIMING WAVEFORM OF WRITE CYCLE NO. 1 (R/W CONTROLLED TIMING)(1,3,5,8)




NOTES:

- 1. R/W is HIGH for Read Cycles
- Device is continuously enabled. $\overline{CS} = LOW$. \overline{UB} or $\overline{LB} = LOW$. This waveform cannot be used for semaphore reads. Addresses valid prior to or coincident with \overline{CS} transition low.

- To access RAM, $\overline{CS} = LOW$, \overline{UB} or $\overline{LB} = LOW$, $\overline{SEM} = H$. To access semaphore, $\overline{CS} = HIGH$ and $\overline{SEM} = LOW$.
- Timing depends on which enable signal is asserted last.
- Timing depends on which enable signal is de-asserted first.
- If \overrightarrow{OE} is LOW during a R/W controlled write cycle, the write pulse width must be larger of twp or (twz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tDW. If \overrightarrow{OE} is HIGH during a R/W controlled write cycle, this requirement does not apply and the write pulse width be as short as the specified twp.
- 9. This parameter is guaranteed by design but not tested.

TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CS CONTROLLED TIMING)(1,3,5,8)



NOTES:


2804 drw 09

- 1. R/W must be HIGH during all address transitions.
- A write occurs during the overlap (twp) of a LOW UB or LB and a LOW CS and a LOW R/W for memory array writing cycle. two is measured from the earlier of CS or R/W (or SEM or R/W) going HIGH to the end of write cycle.

 During this period, the I/O pins are in the output state and input signals must not be applied.

- If the CS or SEM LOW transition occurs simultaneously with or after the R/W LOW transition, the outputs remain in the high-impedance state.
- Timing depends on which enable signal is asserted last.
- Timing depends on which enable signal is de-asserted first.
 If OE is LOW during a R/W controlled write cycle, the write pulse width must be the larger of twp or (twz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If OE is HIGH during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.
- This parameter is guaranteed by design but not tested.


TIMING WAVEFORM OF SEMAPHORE READ AFTER WRITE TIMING (EITHER SIDE)(1)



NOTE:

1. \overline{CS} = HIGH for the duration of the above timing (both write and read cycle).

TIMING WAVEFORM OF SEMAPHORE CONTENTION(1,3,4)




2804 drw 11

NOTES:

- 1. DOR = DOL = LOW, $L \subseteq \overline{CS} = R \subseteq \overline{CS} = HIGH$. Semaphore Flag is released form both sides (reads as ones from both sides) at cycle start.
- 2. "A" may be either left or right port. "B" is the opposite port from "A".
- 3. This parameter is measured from R/ \overline{W} A or \overline{SEM} A going HIGH to R/ \overline{W} B or \overline{SEM} B going HIGH.
- 4. If tsps is violated, the semaphore will fall positively to one side or the other, but there is no guarantee which side will obtain the flag.

TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT DELAY(1)



2804 drw 12

TRUTH TABLES

TABLE I: NON-CONTENTION READ/WRITE CONTROL(1)

| | Inputs ⁽¹⁾ | | | Outputs | | |
|-----------|-----------------------|----|-----|-------------------------------------|------------------------|--|
| <u>cs</u> | R/W | ŌĒ | SEM | I/O ₀ - I/O ₇ | Mode | |
| Н | Х | Х | Н | High-Z | Deselected: Power Down | |
| L | L | Х | Н | DATAIN | Write to Both Bytes | |
| L | Н | L | Н | DATAout | Read Both Bytes | |
| Х | Χ | Н | Х | High-Z | Outputs Disabled | |

NOTE: 2804 tbl 10

TABLE II: SEMAPHORE READ/WRITE CONTROL(1)

| | Inputs (| | Outputs | | | |
|---------------|----------|----|---------|-------------------------------------|--------------------------------|--|
| CS | R/W | ŌĒ | SEM | I/O ₀ - I/O ₇ | Mode | |
| Н | Н | L | L | DATAout | Read Data in Semaphore Flag | |
| Χ | | X | L | DATAIN | Write Dเทง into Semaphore Flag | |
| L | Х | Х | L | _ | Not Allowed | |

NOTE:

2804 tbl 11


1. AOL — A12 \neq A0R — A12R


SEMAPHORE OPERATION

For more details regarding semaphores & semaphore operations, please consult the IDT7006 datasheet.

^{1.} AOL — A12 \neq A0R — A12R


PACKAGE DIMENSIONS 7M1001






2804 drw 13

7M1003



2804 drw 14

ORDERING INFORMATION



2804 drw 15