Specifications CD54AC299/3A, CD54ACT299/3A Absolute Maximum Ratings	
of the device at these or any other conditions above those indicated in the open Recommended Operating Conditions	ational sections of this specification is not implied.
Supply Voltage Range, V_{CC} Unless Otherwise Specified, All Voltages Referenced to GND $T_A = Full Package Temperature Range$ CD54AC Types	Operating Temperature, T _A



CD54AC299/3A CD54ACT299/3A

COMPLETE DATA SHEET
COMING SOON!

June 1997

8-Input Universal Shift/Storage Registers with Common Parallel I/O Pins

Description

The CD54AC299/3A and CD54ACT299/3A are three-state, 8-input universal shift/storage registers with common parallel I/O pins. These devices utilize the Harris Advanced CMOS Logic technology. These registers have four synchronous operating modes controlled by the two select inputs as shown in the Mode Select (S0, S1) table. The Mode Select, the Serial Data (DS0, DS7), and the Parallel Data (I/O $_0$ - I/O $_7$) respond only to the LOW-to-HIGH transition of the clock pulse (CP). S0, S1 and Data inputs must be present one setup time prior to the positive transition of the clock.

The Master Reset (\overline{MR}) is an asynchronous active-LOW input. When \overline{MR} is LOW, the register is cleared regardless of the status of all other inputs. The register can be expanded by cascading same units by tying the serial output (QO) to the serial data (DS7) input of the preceding register, and tying the serial output (Q7) to the serial data (DS0) input of the following register. Recirculating the (n x 8) bits is accomplished by tying the Q7 of the last stage to the DS0 of the first stage.

The three-state input/output (I/O) port has three modes of operation

 Both Output Enable (OE1 and OE2) inputs are LOW and S0 or S1 or both are LOW, the data in the register is present at the eight outputs.

- 2. When both S0 and S1 are HIGH, I/O terminals are in the high-impedance state but being input ports, ready for parallel data to be loaded into eight registers with one clock transition regardless of the status of OE1 and OE2.
- Either one of the two Output Enable inputs being HIGH will force I/O terminals to be in the off state. It is noted that each I/O terminal is a three-state output and a CMOS buffer input.

The CD54AC299/3A and CD54ACT299/3A are supplied in 20 lead dual-in-line ceramic packages (F suffix).

ACT INPUT LOAD TABLE

INPUT	UNIT LOAD (NOTE 1)
S1, S2, OE1 , OE2	0.83
SL, CP	0.67
MR	1.33

NOTE:

1. Unit load is ΔI_{CC} limit specified in DC Electrical Specifications Table, e.g., 2.4mA Max at +25°C.

Functional Diagram

