1

## IN5851


# PULSE DIALER WITH REDIAL

The IN5851 is a monolithic CMOS integrated circuit which uses an inexpensive RC oscillator for its frequency reference and provides all the features required for implementing a pulse dialer with 32 digit redial.

- Wide operating voltage range (2.0~6.0V)
- Low power dissipation
- Use either a standard 2 of 7 matrix keyboard with negative true common or the inexpensive form A-type keyboard
- Make/Break ratio can be selected
- Redial with <u>\* or #</u>
- Continuous MUTE
- Power up clear circuitry on chip
- 10 pps/20 pps can be selected



### LOGIC DIAGRAM



#### PIN ASSIGNMENT

V <sub>CC</sub> [1•	18 <b>PULSE</b>
V <b>R</b> EF □ 2	17 🛛 OH
COLI [ 3	$16 \square \overline{ROW}1$
COL2 [ 4	15 <b>ROW</b> 2
$\overline{\text{COL3}}$ [ 5	14 🛛 ROW3
GND [6	13 🛛 <b>ROW</b> 4
$\mathbf{R}$ C1 [ 7	$12 \square \overline{\text{MUTE}}$
RC2 [ 8	11 🗌 M/B
RC3 [ 9	10 🛛 PPS
-	



## **PIN DESCRIPTION**

NAME	PIN	DESCRIPTION			
V <sub>CC</sub>	1	Positive supply pin. The voltage on this pin is measured relative to Pin 6 and is supplied from a 150µA current source. This voltage should be regulated to less than 6.0 volts using on external form or regulation.			
V <sub>REF</sub>	2 3,4,5,13, 14,15,16	The V <sub>REF</sub> output provides reference voltage that tracks internal parameters of the IN5851N. V <sub>REF</sub> provides a negative voltage reference to the V <sub>CC</sub> supply. Its magnitude will be to connect the V <sub>REF</sub> pin to the GND pin (Pin 6). The supply to the V <sub>CC</sub> pin (Pin 1) should then be regulated to 150µA (I <sub>OP</sub> max), with this amount of supply current, operation of the IN5851N is guaranteed. The internal circuit of the V <sub>REF</sub> function is shown in Figure 1 with its associated 1-V characteristic Keyboard inputs. The IN5851N incorporates an innovative keyboard scheme that allows either the standard 2-of-7 keyboard with negative common or the inexpensive single contact (form A) keyboard to be used. A valid key entry is defined by either a single row being connected to a single column. When in the on-hook mode, the row and column inputs are held high and no keyboard inputs are accepted. When off-hook, the keyboard is completely static until the initial valid key input is sensed. The oscillator is then enabled and the rows and columns are scanned alternately (pulled high, then low) to verify the varied input. The input must remain valid for 10msec of debounce time to be accepted. Form A type keyboard 2 of 7 keyboard 2 of 7 keyboard 2 of 7 keyboard 2 of 7 keyboard 3 o			
GND	6	Negative supply			

		pin is connected	l to the common	part in general	applications.		
RC1-RC3	7,8,9	Oscillator					
		<ul><li>The IN5851N contains on-chip inverters to provide oscillator which will operate with a minimum external components.</li><li>Following figure shows the on-chip configuration with the necessary external components. Optimum stability occurs with the ration K=R<sub>s</sub>/R equal to 10</li></ul>					
			eriod is given by				
		$T=RC(1.386+(3.5KC_{s})/C-(2K/(K+1)) in (K/(1.5K + 0.5))$ Where C <sub>s</sub> is the stray capacitance on Pin 7. Accuracy and stability will be enhanced with this capacitance minimized.					
						1	
			<b>R</b> s <u>-</u> <u>-</u> C	7 : Cs 	IN5851N		
		Ĺ	R	9			
PPS	10	10/20pps Select					
		Connecting this pin to GND (pin 6) will select an output pulse rate of 10pps.					
		Connecting the	pin V <sub>CC</sub> (pin 1) v	will select an ou	tput pulse rate of 2	20pps.	
M/B	11	Make/break Select					
			io is controlled b		It ratio of the put $V_{CC}$ or GND to this		
			Input	Make	Break		
			V <sub>CC</sub> (Pin1)	33.4%	66.6%		
			GND(PIn 6)	40%	60%		
	12	Mute Output					
Mute		The mute output is an open-drain N-Channel transistor designed to drive external bipolar transistor.					
		Fig. 2 the IN5	851N mute out	put turns on (	ver during outpulsi pulls to the $V_{GNI}$ (goes to an open c	<sub>D</sub> -supply) at the	
		The delay from overlap and is s		last break until	the mute output t	curns off is mute	
ОН	17	ON-HOOK/TE	ST				
		$V_{SS}$ condition. Condition with require curves.	ON HOOK"corre	esponds to $V_{DD}$ nsec, is complete sary to sustain	ntact "OFF HOOK condition. When c eted, the circuit is the memory and ions).	outpulsing in this deactivated and	



		Upon retuning off-hook, a negative transistion on the mute output will insure the speech network is connected to the line. If the first key entry is either a * or #, the number sequence stored on-chip will be outpulsed. Any other valid key entries will clear the memory and outpulse the new number sequence.
	18	Pulse Output
PULSE		The Pulse output is an open drain N-channel transistor designed to drive external bipolar transistor. These transistor would normally be used to pulse the telephone line by disconnecting and connecting the network. The IN5851N pulse output is an open circuit during make and pulls to the GND supply during break.

## MAXIMUM RATINGS\*

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	DC Supply Voltage (Referenced to GND)	-0.3 to +6.2	V
V <sub>IN</sub>	DC Input Voltage (Referenced to GND)	-0.3 to $V_{CC}$ +0.3	V
P <sub>D</sub>	Power Dissipation in Still Air **	500	mW
Tstg	Storage Temperature	-40 to +125	°C

 $^*$  Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions. \*\* Derating: -10  $^{\rm mW}/_{\rm ^{\circ}C}$  from 65  $^{\circ}$  C to 70  $^{\circ}$  C.



RECOMINI	ENDED OF ERATING CONDITIONS			
Symbol	Parameter	Min	Max	Unit
V <sub>CC</sub>	DC Supply Voltage (Referenced to GND)	2.0	6.0	V
V <sub>IN</sub>	DC Input Voltage (Referenced to GND)	0	V <sub>CC</sub>	V
T <sub>A</sub>	Operating Temperature	-20	+70	°C

#### **RECOMMENDED OPERATING CONDITIONS**

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation,  $V_{IN}$  and  $V_{OUT}$  should be constrained to the range  $GND \leq (V_{IN} \text{ or } V_{OUT}) \leq V_{CC}$ .


Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or  $V_{CC}$ ). Unused outputs must be left open.

**DC ELECTRICAL CHARACTERISTICS**(Voltages Referenced to GND,  $V_{CC} = 2.0$  V to 6.0V, T<sub>A</sub> = -20 to +70°C,  $F_{OSC}$ =2.4KHz)

			Gua			
Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
$\mathrm{V}_{\mathrm{IH}}$	Input High Voltage		0.8V <sub>CC</sub>		V <sub>CC</sub>	V
$V_{IL}$	Input Low Voltage		0		$0.2V_{CC}$	V
V <sub>DR</sub>	Minimum Memory Retention Voltage		1.0			V
I <sub>OL</sub>	Output Leakage Current	<u>V<sub>CC</sub>=6.0V</u> MUTE,PULSE=6.0V			1	μΑ
I <sub>OL1</sub>	Minimum Output current	V <sub>0</sub> =0.8V,V <sub>CC</sub> =2.5V	0.5			mA
	(MUTE,PULSE)					
I <sub>OL2</sub>	Minimum Output current	$V_0 = 0.8V, V_{CC} = 3.5V$	1.7			mA
	(MUTE,PULSE)					
I <sub>OD</sub>	Operating Current	All output under no load, $V_{CC}=2.0V$			150	μΑ
I <sub>SD</sub>	Maximum Standby Current	V <sub>CC</sub> =2.5V V <sub>IH</sub> =2.5V			1	μA
I <sub>REF</sub>	Minimum Reference Current	V <sub>CC</sub> =6.0V	1			μΑ

Symbol	Parameter Test Conditions		Guaranteed Limit			Unit
			Min.	Тур.	Max	1
T <sub>KD</sub>	Minimum Valid Key Entry Time		20			mS
T <sub>OH</sub>	On Hook Time Required to Clear Memory (Figure 2)		300			mS
T <sub>IDR</sub>	Inter Digital Pause (Figure 2)			800		mS
$\Delta f$	Frequency Sability			±10		%
T <sub>MO</sub>	<u>Recov</u> ery Time, <u>MUTE</u> to PULSE (Figure 2)			800		mS
T <sub>PDP</sub>	Maximum Pre- digital Pause (Figure 2)				30	mS
T <sub>DP</sub>	Maximum Delay Ti <u>me, Key</u> Input to PULSE (Figure 2)				50	mS
M/B	Make/Break Ratio			1/2 2/3		M/B=V <sub>CC</sub> M/B=GND





TIMING DIAGRAMM

Figure 2

