6367254 MOTOROLA SC (XSTRS/R F)

96D 80735

96

T-33-15

MOTOROLA SEMICONDUCTOR **TECHNICAL DATA**

BUS48 BUS48A

SWITCHMODE IIA SERIES **NPN SILICON POWER TRANSISTORS**


The BUS 48 and BUS 48A transistors are designed for highvoltage, high-speed, power switching in inductive circuits where fall time is critical. They are particularly suited for line-operated switchmode applications such as:

- Switching Regulators
- Inverters
- Solenoid and Relay Drivers
- Motor Controls
- Deflection Circuits

Fast Turn-Off Times

60 ns Inductive Fall Time - 25°C (Typ) 120 ns Inductive Crossover Time - 25°C (Typ)

Operating Temperature Range -65 to +200°C 100°C Performance Specified for: Reverse-Biased SOA with Inductive Loads Switching Times with Inductive Loads Saturation Voltages Leakage Currents (125°C)



MAXIMUM RATINGS

Rating	Symbol	BUS 48	BUS 48A	Unit
Collector-Emitter Voltage	V _{CEO(sus)}	400	450	Vdc
Collector-Emitter Voltage	VCEV	850	1000	Vdc
Emitter Base Voltage	VEB	7		Vdc
Collector Current Continuous Peak(1) Overload	ICM IOL	15 30 60		Adc
Base Current - Continuous Peak(1)	I _B	5 20		Adc
Total Power Dissipation — T _C = 25°C — T _C = 100°C Derate above 25°C	PD	175 100 1.0		Watts W/°C
Operating and Storage Junction Temperature Range	T _J , T _{stg}	-65 to +200		°C

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	R _{ÐJC}	1.0	°C/W
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	ΤL	275	°C

(1) Pulse Test: Pulse Width = 5 ms, Duty Cycle ≤ 10%.


15 AMPERES NPN SILICON POWER TRANSISTORS

400 and 450 VOLTS (BVCEO) 850 - 1000 VOLTS (BVCES) 175 WATTS

Designer's Data for "Worst Case" Conditions

The Designers Data Sheet permits the design of most circuits entirely from the information presented. Limit data – representing device characteristics boundaries – are given to facilitate "worst case" design.







BUS48, BUS48A

ELECTRICAL CHARACTERISTICS (TC = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Тур	Max	Unit				
OFF CHARACTERISTICS (1)									
Collector-Emitter Sustaining Voltage (Table 1) (IC = 200 mA, I _B = 0) L = 25 mH BUS4		400 450	_	-	Vdc				
Collector Cutoff Current (VCEV = Rated Value, VBE(off) = 1.5 Vdc) (VCEV = Rated Value, VBE(off) = 1.5 Vdc, TC = 125°C)	ICEV	=	-	0.2 2.0	mAdc				
Collector Cutoff Current $T_C = (V_{CE} = Rated \ V_{CEV}, R_{BE} = 10 \ \Omega)$ $T_C = T_C =$	25°C ICER 125°C	_	_	0.5 3.0	mAdo				
Emitter Cutoff Current (VEB = 5 Vdc, IC = 0)	IEBO	_	_	0.1	mAdo				
Emitter-base breakdown Voltage (IE = 50 mA - IC = 0)	BVEBO	7.0		_	Vdc				

Second Breakdown Collector Current with Base Forward Biased	I _{S/b}	See Figure 12	
Clamped Inductive SOA with Base Reverse Biased	RBSOA	See Figure 13	

ON CHARACTERISTICS (1)

DC Current Gain (IC = 10 Adc, VCE = 5 Vdc) (IC = 8 Adc, VCE = 5 V)	BUS48 BUS48A	pEE	8	_	-	
Collector-Emitter Saturation Voltage ($I_C = 10$ Adc, $I_B = 2$ Adc) ($I_C = 15$ Adc, $I_B = 3$ Adc) ($I_C = 10$ Adc, $I_B = 2$ Adc, $I_C = 100$ °C)	BUS48	VCE(sat)	-	- - -	1.5 5.0 2.0	Vdc
$(I_C = 8 \text{ Adc}, I_B = 1.6 \text{ Adc})$ $(I_C = 12 \text{ Adc}, I_B = 2.4 \text{ Adc})$ $(I_C = 8 \text{ Adc}, I_B = 1.6 \text{ Adc}, T_C = 100^{\circ}\text{C})$	BUS48A			_ 	1.5 5.0 2.0	
Base-Emitter Saturation Voltage (IC = 10 Adc, IB = 2 Adc) (IC = 10 Adc, IB = 2 Adc, TC = 100°C)	BU\$48	VBE(sat)		<u>-</u>	1.6 1.6	Vdc
(I _C = 8 Adc, I _B = 1.6 Adc) (I _C = 8 Adc, I _B = 1.6 Adc, T _C = 100°C)	BUS48A		_	_	1.6 1.6	

DYNAMIC CHARACTERISTICS

Output Capacitance	Cak				o#
(V _{CB} = 10 Vdc, I _E = 0, f _{test} = 100 Khz)	Сор	-	_	350	P .

SWITCHING CHARACTERISTICS

Resistive Load (Table 1)

Delay Time	ta	_	0.1	0.2	μς
Rise Time (V _{CC} = 250 Vdc, I _C = 10 A,	t _r	_	0.4	0.7	
Storage Time $ \begin{array}{c} \text{lg}_1 = 2.0 \text{ A, t}_p = 30 \mu\text{s,} \\ \text{Duty Cycle} < 2^0/\text{o, VBE(off)} = 5 \text{ V}) \end{array} $	ts	-	1.3	2.0	
Fall Time	tę	-	0.2	0.4	

Inductive Load, Clamped (Table 1)


Storage Time		(T _C = 25°C)	t _{sv}	_	1.3	_	μς
Fall Time	(I _{C(pk)} = 10 A,		tfi		0.06	_	
Storage Time	I _{B1} = 2.0 A, V _{BE(off)} = 5 V,		t _{sv}	_	1.5	2.5	
Crossover Time	VCE(c1) = 250 V)	(T _C = 100°C)	t _c		0.3	0.6	
Fall Time	5515.7		tfi	-	0.17	0.35	


(1) Pulse Test: PW = 300 µs, Duty Cycle ≤ 2%.


96D 80737


T-33-15


DC CHARACTERISTICS














T-33-15

TABLE 1 - TEST CONDITIONS FOR DYNAMIC PERFORMANCE






FIGURE 7 — INDUCTIVE SWITCHING MEASUREMENTS





FIGURE 8 - PEAK-REVERSE CURRENT



96D 80739

T-33-15

SWITCHING TIMES NOTE

In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads which are common to SWITCHMODE power supplies and hammer drivers, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

tsv = Voltage Storage Time, 90% IB1 to 10% Vclamp

try = Voltage Rise Time, 10-90% Vclamp

tfi = Current Fall Time, 90-10% IC

tti = Current Tail, 10-2% IC

tc = Crossover Time, 10% V_{clamp} to 10% IC

An enlarged portion of the inductive switching waveforms


BI, FORCED GAIN

is shown in Figure 7 to aid in the visual identity of these terms.

For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation from AN-222:

PSWT = 1/2 VCCIC(tc)f In general, try + tfi = tc. However, at lower test currents this relationship may not be valid.

As is common with most switching transistors, resistive switching is specified at 25°C and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user oriented specifications which make this a "SWITCHMODE" transistor are the inductive switching speeds (t_C and t_{SV}) which are





96D 80740 D T-33-/5

SAFE OPERATING AREA INFORMATION

The Safe Operating Area figures shown in Figures 12 and 13 are specified for these devices under the test conditions shown.




FIGURE 13 - REVERSE BIAS SAFE OPERATING AREA





FIGURE 14 - POWER DERATING



FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate IC-VCE limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 12 is based on $T_C=25^{\circ}C$; $TJ(\rho k)$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when $T_C \ge 25^{\circ}C$. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 12 may be found at any case temperature by using the appropriate curve on Figure 14.

 $T_{J(pk)}$ may be calculated from the data in Figure 11. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Bias Safe Operating Area and represents the voltage-current conditions during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 13 gives RBSOA characteristics.




Compared the confidence of the compared the

D 96D 80741


T-33-15


FIGURE 15 - THERMAL RESPONSE



OVERLOAD CHARACTERISTICS

FIGURE 16 - RATED OVERLOAD SAFE OPERATING AREA (OLSOA)





OLSOA

OLSOA applies when maximum collector current is limited and known. A good example is a circuit where an inductor is inserted between the transistor and the bus, which limits the rate of rise of collector current to a known value. If the transistor is then turned off within a specified amount of time, the magnitude of collector current is also

Maximum allowable collector-emitter voltage versus collector current is plotted for several pulse widths. (Pulse width is defined as the time lag between the fault condition and the removal of base drive.) Storage time of the transistor has been factored into the curve. Therefore, with bus voltage and maximum collector current known, Figure 16 defines the maximum time which can be allowed for fault detection and shutdown of base drive.

OLSOA is measured in a common-base circuit

(Figure 18) which allows precise definition of collector-emitter voltage and collector current. This is the same circuit that is used to measure forward-bias safe operating area.



FIGURE 18 - OVERLOAD SOA TEST CIRCUIT

Notes:

- V_{CE} = V_{CC} + V_{BE}

 Adjust pulsed current source for desired IC, tp

