

**Data Sheet** 

# SST 28LF040 3.0V-only 4 Megabit SuperFlash EEPROM

June 1997



#### Features:

Single 3.0-Volt Read and Write Operations CMOS SuperFlash EEPROM Technology Endurance: 100,000 Cycles (typical) Greater than 100 years Data Retention						
Memory Organization:	512K x 8					
Sector Erase Cap ability:	256 bytes per Sector					
Low Power Consumption:	:					
Active Current:	10 mA (typical)					
Standby Current:	5 µA (typical)					
Fast Sector Erase/Byte Program Operation						
Byte Program Time:	35 µs (typical)					
Sector Erase Time:	2 ms (typical)					
Complete Memory Rewri	te: 20 sec (typical)					
Fast Access Time: 200 and	Fast Access Time: 200 and 250 ns					

#### **Product Description**

The 28LF040 is a 512K x 8 (bits) CMOS sector erase, byte program EEPROM. The 28LF040 is manufactured using SST's proprietary, high pæformance CMOS SuperFlash EEPROM Technology. The split gate cell design and thick oxide tunneling injector attain better reliability and manufacturability compared with alternative approaches. The 28LF040 erases and programs with a 3.0 volt only power supply. (V<sub>cc</sub>: 3.0V to 3.6V) The 28LF040 conforms to JEDEC standard pinouts for byte wide memories and is compatible with existing industry standard EPROM, flash EPROM and EEPROM pinouts.

Featuring high performance programming, the 28LF040 typically byte programs in 35  $\mu$ s. The 28LF040 typically sector erases in 2 ms. Both program and erase times can be optimized using interface features such as Toggle bit or Data# Polling to indicate the completion of the write g-cle. To protect against an inadvertent write, the 28LF040 has on chip hardware and software data protection schemes. Designed, manufactured, and tested for a wide spectrum of applications, the 28LF040 is offered with a guaranteed sector endurance of 10<sup>4</sup> and 10<sup>3</sup> cycles. Data retention is rated greater than 100 years.

The 28LF040 is best suited for applications that require reprogrammable nonvolatile mass storage of program, configuration, or data memory. For all system applications, the 28LF040 significantly improves performance and reliability, while lowering

Latched Address and Data
Hardware and Software Data Protection
7-Read-Cycle-Sequence Software Data
Protection
End of Write Detection
Toggle Bit
Data# Polling
TTL I/O Compatibility
Packages Available
40-Pin TSOP (10 mm x 20 mm)
32-Pin TSOP (8 mm x 20 mm)
32-Pin PLCC
32-Pin PDIP

power consumption when compared with floppy diskettes or EPROM approaches. EEPROM tednology makes possible convenient and economical updating of codes and control pograms on-line. The 28LF040 improves flexibility, while lowering the cost of program and configuation storage application.

Figure 1 shows the functional blocks of the 28LF040. Figures 2A, 2B, and 3 show the pin assignments for the 40 pin TSOP, 32 pin TSOP, 32 pin PDIP, and 32 pin PLCC packages. Pin description and operation modes are described in Tables 1 through 4.

#### **Device Operation**

Commands are used to initiate the memory  $\varphi$ eration functions of the device. Commands are written to the device using standard microprocessor write sequences. A command is written by asserting WE# low while keeping CE# low. The address bus is latched on the falling edge of WE# or CE#, whichever occurs last. The data bus is latched on the rising edge of WE# or CE#, whichever occurs first. Note, during the software data protection sequence the address are latched on the rising edge of OE# or CE#, whichever occurs first.

#### **Command Definitions**

Table 3 contains a command list and a brief summary of the commands. The following is a detailed description of the operations initiated by each command.

<sup>©1997</sup> Silicon Storage Technology, Inc. The SST logo and SuperFlash are registered trademarks of Silicon Storage Technology, Inc. This specification is subject to change without notice.



#### Sector\_Erase Operation

The Sector\_Erase operation erases all bytes within a sector and is initiated by a setup command and an execute command. A sector contains 256 bytes. This sector erasability enhances the flexibility and usefulness of the 28LF040, since most applications only need to change a small number of bytes or sectors, not the entire chip.

The setup command is performed by writing 20H to the device. The execute command is performed by writing D0H to the device. The erase operation begins with the rising edge of the WE# or CE#, whichever occurs first and terminates automaically by using an internal timer. The end of Erase can be determined using either Data# Polling, Toggle Bit, or Successive Reads detection mehods. See Figure 9 for timing waveforms.

The two-step sequence of setup command folowed by an execute command ensures that only memory contents within the addressed sector are erased and other sectors are not inadvertently erased.

### Sector\_Erase Flowchart Description

Fast and reliable erasing of the memory contents within a sector is accomplished by following the sector erase flowchart as shown in Figure 18. The entire procedure consists of the execution of two commands. The Sector\_Erase operation will terminate after a maximum of 4 ms. A Reset command can be executed to terminate the erase operation; however, if the erase operation is terminated prior to the 4 ms time-out, the sector may not be fully erased. An erase command can be reissued as many times as necessary to complete the erase operation. The 28LF040 cannot be "overerased".

#### Chip\_Erase Operation

The Chip\_Erase operation is initiated by a setup command (30H) and an execute command (30H). The Chip\_Erase operation allows the entire array of the 28LF040 to erase in one operation, as φposed to 2048 sector erase operations. Using the Chip\_Erase operation will minimize the time to rewrite the entire memory array. The Chip\_Erase operation will terminate after a maximum of 20 ms. A Reset command can be executed to terminate the erase operation; however, if the erase operation is terminated prior to the 20 ms timeout, the Chip may not be completely erased. If an erase error occurs an erase command can be eissued as many times as necessary to complete the erase operation. The 28LF040 cannot be "overerased". (See Figure 8)

#### Byte\_Program Operation

The Byte\_Program operation is initiated by writing the setup command (10H). Once the program setup is performed, programming is executed by the next WE# pulse. See Figures 5 and 6 for timing waveforms. The address bus is latched on the falling edge of WE# or CE#, whichever occurs last. The data bus is latched on the rising edge of WE# or CE#, whichever occurs first, and begins the program operation. The program operation is terminated automatically by an internal timer. See Figure 16 for the programming flowchart.

The two-step sequence of a setup command folowed by an execute command ensures that only the addressed byte is programmed and other bytes are not inadvertently programmed.

#### The Byte\_Program Flowchart Description

Programming data into the 28LF040 is accomplished by following the Byte\_Program flowchart shown in Figure 16. The Byte\_Program command sets up the byte for programming. The address bus is latched on the falling edge of WE# or CE#, whichever occurs last. The data bus is latched on the rising edge of WE# or CE#, whichever occurs first and begins the program operation. The end of program can be detected using either the Data# Polling, Toggle bit, or Successive reads.

#### **Reset Operation**

The Reset command is provided as a means to safely abort the erase or program command sequences. Following either setup commands (erase or program) with a write of FFH will safely abort the operation. Memory contents will not be altered. After the Reset command, the device eturns to the read mode. The Reset command does not enable software data protection. See Figure 7 for timing waveforms.

<sup>©1997</sup> Silicon Storage Technology, Inc. The SST logo and SuperFlash are registered trademarks of Silicon Storage Technology, Inc. This specification is subject to change without notice.



### Read

The Read operation is initiated by setting CE#, and OE# to logic low and setting WE# to logic high (See Table 2). See Figure 4 for read memory timing waveform. The read operation from the host retrieves data from the array. The device emains enabled for read until another operation mode is accessed. During initial power-up, the device is in the read mode and is software data protected. The device must be unprotected to execute a write command.

The read operation of the 28LF040 is controlled by OE# and CE# at logic low. When CE # is high, the chip is deselected and only standby power will be consumed. OE# is the output control and is used to gate data from the output pins. The data bus is in high impedance state when CE# and OE# are high.

#### Read\_ID operation

The Read\_ID operation is initiated by writing a single command (90H). A read of address 0000H will output the manufacturer's code (BFH). A read of address 0001H will output the device code (04H). Any other valid command will terminate this operation.

#### **Data Protection**

In order to protect the integrity of nonvolatile data storage, the 28LF040 provides both hardware and software features to prevent inadvertent writes to the device, for example, during system power-up or power-down. Such provisions are described below.

#### Hardware Data Protection

The 28LF040 is designed with hardware features to prevent inadvertent writes. This is done in the following ways:

- 1. Write Inhibit Mode: OE# low, CE#, or WE# high will inhibit the write operation.
- 2. Noise/Glitch Protection: A WE# pulse width of less than 15 ns will not initiate a write cycle.
- 3.  $V_{CC}$  Power Up/Down Detection: The write  $\phi$ eration is inhibited when  $V_{CC}$  is less than 2.5V.

4. After power-up the device is in the read mode and the device is in the software data protect state.

#### Software Data Protection (SDP)

The 28LF040 has software methods to further prevent inadvertent writes. In order to perform an erase or program operation, a two-step command sequence consisting of a set-up command followed by an execute command avoids inadvertent erasing and programming of the device.

The 28LF040 will default to software data protection after power up. A sequence of seven consecutive reads at specific addresses will unprotect the device The address sequence is 1823H, 1820H, 1822H, 0418H, 041BH, 0419H, 041AH. The address bus is latched on the rising edge of OE# or CE#, whichever occurs first. A similar seven read sequence of 1823H, 1820H, 1822H, 0418H, 041BH, 0419H, 040AH will protect the device. Also refer to Figures 10 and 11 for the 7 read cycle sequence Software Data Protection. The I/O pins can be in any state (i.e., high, low, or tristate).

#### Write Operation Status Detection

The 28LF040 provides three means to detect the completion of a write cycle, in order to optimize the system write cycle time. The end of a write cycle (erase or program) can be detected by three means: 1) monitoring the Data# Polling bit; 2) monitoring the Toggle bit; or 3) by two successive read of the same data. These three detection mechanisms are described below.

The actual completion of the nonvolatile write is asynchronous with the system; therefore, either a Data# Polling or Toggle Bit read may be simulaneous with the completion of the write cycle. If this occurs, the system may possibly get an eroneous result, i.e., valid data may appear to conflict with the DQ used. In order to prevent spurious rejection, if an erroneous result occurs, the sofware routine should include a loop to read the accessed location an additional two (2) times. If both reads are valid, then the device has completed the write cycle, otherwise the rejection is valid.

<sup>©1997</sup> Silicon Storage Technology, Inc. The SST logo and SuperFlash are registered trademarks of Silicon Storage Technology, Inc. This specification is subject to change without notice.



### Data# Polling (DQ<sub>7</sub>)

The 28LF040 features Data# Polling to indicate the write operation status. During a write opeation, any attempt to read the last byte loaded during the byte-load cycle will receive the complement of the true data on DQ. Once the write cycle is completed, DQr will show true data. The device is then ready for the next operation. See Figure 12 for Data Polling timing waveforms. In order for Data# Polling to function correctly, the byte being polled must be erased prior to pogramming.

### Toggle Bit ( DQ<sub>6</sub>)

An alternative means for determining the write operation status is by monitoring the Toggle Bit,  $DQ_6$ . During a write operation, consecutive attempts to read data from the device will result in  $DQ_6$  toggling between logic 0 (low) and logic 1 (high). When the write cycle is completed, the toggling will stop. The device is then ready for the next operation. See Figure 13 for Toggle Bit timing waveforms.

### Successive Reads

An Alternative means for determining an end of a write cycle is by reading the same address for two consecutive data matches.

### **Product Identification**

The Product Identification mode identifies the device as 28LF040 and the manufacturer as SST. This mode may be accessed by hardware and software operations. The hardware operation is typically used by an external programmer to identify the correct algorithm for the 28LF040. Users may wish to use the software operation to identify the device (i.e., using the device code). For details see Table 2 for the hardware operation and Figure 19 for the software operation. The manufacturer and device codes are the same for both operations.

#### **Product Identification Table**

	Byte	Data
Manufacturer Code	0000 H	BF H
Device Code	0001 H	04 H






Figure 1: Functional Block Diagram of SST 28LF040





Figure 2A: Standard Pin Assignments for 4 0-pin TSOP Packages

©1997 Silicon Storage Technology, Inc. The SST logo and SuperFlash are registered trademarks of Silicon Storage Technology, Inc. This specification is subject to change without notice.



		-	
A11	1 0 32		OE#
A9	2 31		A10
A8	3 30		CE#
A13	4 29		DQ7
A14	5 Standard Pinout 28		DQ6
A17	6 27		DQ5
WE#	7 Top View 26		DQ4
VCC	8 25		DQ3
A18	9 24		VSS
A16	10 23		DQ2
A15	11 22		DQ1
A12	12 Die up 21		DQ0
A7	13 20		A0
A6	14 19		A1
A5	15 18		A2
A4	16 17		A3

#### Figure 2B: Standard Pin Assignments for 32-pin TSOP Packages



#### Figure 3: Pin Assignments for 32-pin Plastic DIPs and 32-pin PLCCs

©1997 Silicon Storage Technology, Inc. The SST logo and SuperFlash are registered trademarks of Silicon Storage Technology, Inc. This specification is subject to change without notice.



Table 1:	Pin Description	
Symbol	Pin Name	Functions
A <sub>18</sub> -A <sub>8</sub>	Row Address Inputs	To provide memory addresses. Row addresses define a sector.
$A_7 - A_0$	Column Address Inputs	Selects the byte within the sector.
DQ <sub>7</sub> -DQ <sub>0</sub>	Data Input/Output	To output data during read cycles and receive input data during write cycles. Data is internally latched during a write cycle. The outputs are in tri-state when OE#, CE # is high.
CE#	Chip Enable	To activate the device when CE # is low. <sup>(1)</sup>
OE#	Output Enable	To gate the data output buffers. <sup>(1)</sup>
WE#	Write Enable	To control the write operations. <sup>(1)</sup>
Vcc	Power Supply	To provide 3.3-volt supply (± 0.3 V)
Vss	Ground	

**Note:** <sup>(1)</sup>This pin is considered an input for the purposes of the DC Operation Characteristics Table.

Table 2. Operation modes Selection							
Mode	CE#	OE#	WE#	DQ	Address		
Read	VIL	V <sub>IL</sub>	V <sub>IH</sub>	D <sub>OUT</sub>	A <sub>IN</sub>		
Byte Program	VIL	VIH	VIL	D <sub>IN</sub>	A <sub>IN,</sub> See Table 3		
Sector Erase	VIL	VIH	VIL	D <sub>IN</sub>	A <sub>IN,</sub> See Table 3		
Standby	VIH	Х	Х	High Z	X		
Write Inhibit	Х	VIL	Х	High Z/ D <sub>OUT</sub>	X		
Write Inhibit	Х	Х	VIH	High Z/ D <sub>OUT</sub>	X		
Software Chip Erase	VIL	VIH	VIL	D <sub>IN</sub>	See Table 3		
Product Identification							
Hardware Mode	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	Manufacturer Code (BF)	$A_{18}-A_1=V_{1L}, A_9=V_H, A_0=V_{1L}$		
				Device Code (04)	$A_{18}-A_1=V_{1L}, A_9=V_H, A_0=V_{1H}$		
Software Mode	VIL	VIH	VIL		See Table 3		
SDP Enable & Disable Mode	VIL	V <sub>IH</sub>	VIL		See Table 3		
Reset	VIL	V <sub>IH</sub>	VIL		See Table 3		

### Table 2: Operation Modes Selection



Table 3: Software Command Summary								
Command Su mmary	Required	Setup Command Cycle		Execute Command C y- cle			SDP <sup>(5)</sup>	
	Cycle(s)	Type <sup>(1)</sup>	Addr <sup>(2,3</sup>	Data <sup>(4)</sup>	Type <sup>(1)</sup>	Addr <sup>(2,3</sup>	Data <sup>(4)</sup>	
Sector_Erase	2	W	Х	20H	W	SA	D0H	N
Byte_Program	2	W	Х	10H	W	PA	PD	N
Chip_Erase	2	W	Х	30H	W	Х	30H	N
Reset	1	W	Х	FFH				Y
Read_ID	3	W	Х	90H	R	(8)	(8)	Y
Software_Data_Protect	7	R	(6)					
Software_Data_Unprotect	7	R	(7)					

### . .

#### Notes:

- 1. Type definition: W = Write, R = Read, X= don't care
- 2. Addr (Address) definition: SA = Sector Address =  $A_{8}$   $A_{8}$ , sector size = 256 bytes;  $A_{7}$   $A_{0}$  = X for this command.
- 3. Addr (Address) definition:  $PA = Program Address = A_8 A_0$ .
- 4. Data definition: PD = Program Data, H = number in hex.
- 5. SDP = Software Data Protect mode using 7 Read CycleSequence.
  - a) Y = the operation can be executed with protection enabled
  - b) N = the operation cannot be executed with protection enabled
- 6. Refer to Figure 11 for the 7 Read Cycle sequence for Software\_Data\_Protect.
- 7. Refer to Figure 10 for the 7 Read Cycle sequence for Software Data Unprotect.
- 8. Address 0000H retrieves the manufacturer' code of BFH and address 0001H retrieves the device code of 04H.

#### **Table 4: Memory Array Detail**

Sector Select	Byte Select
A <sub>18</sub> - A <sub>8</sub>	A <sub>7</sub> - A <sub>0</sub>



**Absolute Maximum Stress Ratings** (Applied conditions greater than those listed under "Absolute Maximum Stress Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these conditions or conditions greater than those defined in the pertainal sections of this data sheet is not implied. Exposure to absolute maximum stress rating conditions may affect device reliability.)

Temperature Under Bias	55°C to +125°C
Storage Temperature	65°C to +150°C
D. C. Voltage on Any Pin to Ground Potential	0.5V to V <sub>CC</sub> + 0.5V
Transient Voltage (<20 ns) on Any Pin to Ground Potential	1.0V to V <sub>CC</sub> + 1.0V
Voltage on A <sub>9</sub> Pin to Ground Potential	0.5V to 14.0V
Package Power Dissipation Capability (Ta = 25°C)	1.0W
Through Soldering Temperature (10 Seconds)	300°C
Surface Mount Lead Soldering Temperature (3 Seconds)	240°C
Output Short Circuit Current <sup>11</sup>	100 mA

**Note:** <sup>(1)</sup> Outputs shorted for no more than one second. No more than one output shorted at a time.

Table 5. U		
Range	Ambient Temp	Vcc
Commercial	0 °C to +70 °C	3.0V to 3.6V
Industrial	-40 °C to +85 °C	3.0V to 3.6V

Table 6: AC Conditions of	Test
---------------------------	------

Input Rise/Fall Time	10 ns
Output Load	1 TTL Gate and $C_L = 100 \text{ pF}$
See Figures 14 and 15	

Symbo	mbo Parameter		Limits		Test Conditions	
		Min	Max	-		
I <sub>CC</sub>	Power Supply Current				CE# = OE# =V <sub>IL</sub> , WE# =V <sub>IH</sub> , all I/Os open	
	Read		10	mA	Address input = $V_{IL}/V_{IH}$ , at f=1/T <sub>RC</sub> Min. $V_{CC} = V_{CC}$ Max	
	Program and Erase		25	mA	CE# =WE# =V <sub>IL</sub> , OE# =V <sub>IH</sub> V <sub>CC</sub> =V <sub>CC</sub> Max.	
I <sub>SB1</sub>	Standby V <sub>cc</sub> Current (TTL in- put)		1	mA	$CE\# = OE\# = WE\# = V_{H}, V_{CC} = V_{CC}$ Max	
I <sub>SB2</sub>	Standby V <sub>CC</sub> Current (CMOS input)		20	μA	$CE\# = OE\# = WE\# = V_{CC} - 0.3V,$ $V_{CC}=V_{CC} Max$	
ILI	Input Leakage Current		1	μA	$V_{IN} = GND$ to $V_{CC}$ , $V_{CC} = V_{CC}$ Max.	
I <sub>LO</sub>	Output Leakage Current		10	μA	$V_{OUT}$ =GND to $V_{CC}$ , $V_{CC}$ = $V_{CC}$ Max.	
V <sub>IL</sub>	Input Low Voltage		0.8	V	$V_{CC} = V_{CC}$ Max.	
VIH	Input High Voltage	2.0		V	$V_{CC} = V_{CC}$ Max.	
V <sub>OL</sub>	Output Low Voltage		0.4	V	$I_{OL}$ = 100 µA, $V_{CC}$ = $V_{CC}$ Min.	
V <sub>OH</sub>	Output High Voltage	2.4		V	$I_{OH} = -100 \ \mu A$ , $V_{CC} = V_{CC}$ Min.	
V <sub>H</sub>	Supervoltage for A <sub>9</sub>	11.6	12.4	V	CE#=OE#=V <sub>IL</sub> ,WE#=V <sub>IH</sub>	
I <sub>H</sub>	Supervoltage Current for A <sub>9</sub>		200	μA	$CE\#=OE\#=V_{IL}, WE\#=V_{IH}, A_{9}=V_{H} Max.$	

### Table 7: DC Operating Characteristics

<sup>©1997</sup> Silicon Storage Technology, Inc. The SST logo and SuperFlash are registered trademarks of Silicon Storage Technology, Inc. This specification is subject to change without notice.



Table 8: Power-up T	ïmings		
Symbol	Parameter	Maximum	Units
T <sub>PU-READ</sub> <sup>(1)</sup>	Power-up to Read Operation	10	ms
T <sub>PU-WRITE</sub> <sup>(1)</sup>	Power-up to Write Operation	10	ms

### Table 9: Capacitance (Ta = 25 °C, f=1 Mhz, other pins open)

Parameter	Description	Test Condition	Maximum
C <sub>I/O</sub> <sup>(1)</sup>	I/O Pin Capacitance	$V_{I/O} = 0V$	12 pF
C <sub>IN</sub> <sup>(1)</sup>	Input Capacitance	$V_{IN} = 0v$	6 pF

**Note:** <sup>(1)</sup>This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

### Table 10: Reliability Characteristics

Symbol	Parameter	Minimum Specification	Units	Test Method
N <sub>END</sub>	Endurance	1,000 & 10,000 <sup>(2)</sup>	Cycles	MIL-STD-883, Method 1033
$T_{DR}^{(1)}$	Data Retention	100	Years	MIL-STD-883, Method 1008
V <sub>ZAP_HBM</sub> <sup>(1)</sup>	ESD Susceptibility	1000	Volts	MIL-STD-883, Method 3015
	Human Body Model			
V <sub>ZAP_MM</sub> <sup>(1)</sup>	ESD Susceptibility	200	Volts	JEDEC Standard A115
	Machine Model			
I <sub>LTH</sub> <sup>(1)</sup>	Latch Up	100	mA	JEDEC Standard 17

**Note:** <sup>(1)</sup>This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

<sup>(2)</sup>See Ordering Information for desired type.



### **AC Characteristics**

### Table 11: Read Cycle Timing Parameters

IEEE	Industry		28LF0	40-200	28LF0	40-250	
Symbol	Symbol	Parameter	Min	Max	Min	Max	Units
tAVAV	T <sub>RC</sub>	Read Cycle time	200		250		ns
tAVQV	T <sub>AA</sub>	Address Access Time		200		250	ns
tELQV	T <sub>CE</sub>	Chip Enable Access Time		200		250	ns
tGLQV	T <sub>OE</sub>	Output Enable Access Time		120		120	ns
tEHQZ	T <sub>CLZ</sub> <sup>(1)</sup>	CE# Low to Active Output	0		0		ns
tGHQZ	T <sub>OLZ</sub> <sup>(1)</sup>	OE# Low to Active Output	0		0		ns
tELQX	T <sub>CHZ</sub> <sup>(1)</sup>	CE# High to High-Z Output		60		60	ns
tGLQX	T <sub>OHZ</sub> <sup>(1)</sup>	OE# High to High-Z Output		60		60	ns
tAXQX	T <sub>OH</sub> <sup>(1)</sup>	Output Hold from Address Change	0		0		ns


### Table 12: Erase/Program Cycle Timing Parameters


IEEE	Industry				
Symbol	Symbol	Parameter	Min	Max	Units
tAVA	T <sub>BP</sub>	Byte Program Cycle Time		40	μs
tWLWH	T <sub>WP</sub>	Write Pulse Width (WE#)	200		ns
tAVWL	T <sub>AS</sub>	Address Setup Time	10		ns
tWLAX	T <sub>AH</sub>	Address Hold Time	100		ns
tELWL	T <sub>CS</sub>	CE# Setup Time	0		ns
tWHEX	Т <sub>СН</sub>	CE# Hold Time	0		ns
tGHWL	T <sub>OES</sub>	OE# High Setup Time	20		ns
tWGL	T <sub>OEH</sub>	OE# High Hold Time	20		ns
tWLEH	T <sub>CP</sub>	Write Pulse Width (CE#)	200		ns
tDVWH	T <sub>DS</sub>	Data Setup Time	100		ns
tWHDX	T <sub>DH</sub>	Data Hold Time	20		ns
tWHWL2	T <sub>SE</sub>	Sector Erase Cycle Time		4	ms
	$T_{RST}^{(1)}$	Reset Command Recovery Time		4	μs
tWHWL3	T <sub>SCE</sub>	Software Chip_Erase Cycle Time		20	ms
tEHEL	T <sub>CPH</sub>	CE# High Pulse Width	50		ns
tWHWL1	T <sub>WPH</sub>	WE# High Pulse Width	50		ns
	T <sub>PCP</sub> <sup>(1)</sup>	Protect Chip Enable Pulse Width	20		ns
	T <sub>PCH</sub> <sup>(1)</sup>	Protect Chip Enable High Time	20		ns
	T <sub>PAS</sub> <sup>(1)</sup>	Protect Address Setup Time	0		ns
	T <sub>PAH</sub> <sup>(1)</sup>	Protect Address Hold Time	100		ns


**Note:** <sup>(1)</sup>This parameter is measured only for initial qualification and after the design or process change that could affect this parameter.

<sup>©1997</sup> Silicon Storage Technology, Inc. The SST logo and SuperFlash are registered trademarks of Silicon Storage Technology, Inc. This specification is subject to change without notice.











### Figure 5: WE# Controlled Byte Program Timing Diagram

<sup>©1997</sup> Silicon Storage Technology, Inc. The SST logo and SuperFlash are registered trademarks of Silicon Storage Technology, Inc. This specification is subject to change without notice.




### Figure 6: CE# Controlled Byte Program Timing Diagram





### Figure 7: Reset Command Timing Diagram


<sup>©1997</sup> Silicon Storage Technology, Inc. The SST logo and SuperFlash are registered trademarks of Silicon Storage Technology, Inc. This specification is subject to change without notice.












<sup>©1997</sup> Silicon Storage Technology, Inc. The SST logo and SuperFlash are registered trademarks of Silicon Storage Technology, Inc. This specification is subject to change without notice.



- B. ABOVE ADDRESS VALUES ARE IN HEX.
- C. ADDRESSES > A 12 ARE "DON'T CARE"







Figure 11: Software Data Protect Timing Diagram


©1997 Silicon Storage Technology, Inc. The SST logo and SuperFlash are registered trademarks of Silicon Storage Technology, Inc. This specification is subject to change without notice.





NOTE: THIS TIME INTERVAL SIGNAL CAN BE TSE OR TBP DEPENDING UPON THE SELECTED OPERATION MODE.






Note: This time interval signal can be  $\mathsf{T}_{SE}$  or  $\mathsf{T}_{BP}$  , depending upon the selected operation mode.




<sup>©1997</sup> Silicon Storage Technology, Inc. The SST logo and SuperFlash are registered trademarks of Silicon Storage Technology, Inc. This specification is subject to change without notice.



AC test inputs are driven at V<sub>DH</sub> (2.4 V<sub>TTL</sub>) for a logic "1" and V<sub>DL</sub> (0.4 V<sub>TTL</sub>) for a logic "0". Measurement reference points for inputs and outputs are V<sub>H</sub> (2.0 V<sub>TTL</sub>) and V<sub>IL</sub> (0.8 V<sub>TTL</sub>). Inputs rise and fall times (10%  $\leftrightarrow$  90%) are <10 ns.







<sup>©1997</sup> Silicon Storage Technology, Inc. The SST logo and SuperFlash are registered trademarks of Silicon Storage Technology, Inc. This specification is subject to change without notice.






Figure 16: Byte Program Flowchart

<sup>©1997</sup> Silicon Storage Technology, Inc. The SST logo and SuperFlash are registered trademarks of Silicon Storage Technology, Inc. This specification is subject to change without notice.






Figure 17: Write Wait Options






Figure 18: Sector\_Erase Flowchart

<sup>©1997</sup> Silicon Storage Technology, Inc. The SST logo and SuperFlash are registered trademarks of Silicon Storage Technology, Inc. This specification is subject to change without notice.







Figure 19: Software Product ID Flow



**Product Ordering Information** 





### Valid combinations

SST28LF040-200-4C- EH SST28LF040-200-4C- PH	SST28LF040-200-4C- EI	SST28LF040-200-4C- NH
SST28LF040-250-4C- EH SST28LF040-250-4C- PH	SST28LF040-250-4C- EI SST28LF040-250-4C- U1	SST28LF040-250-4C- NH
SST28LF040-200-3C- EH SST28LF040-200-3C- PH	SST28LF040-200-3C- EI	SST28LF040-200-3C- NH
SST28LF040-250-3C- EH SST28LF040-250-3C- PH	SST28LF040-250-3C- EI SST28LF040-250-3C- U1	SST28LF040-250-3C- NH
SST28LF040-200-4I- EH SST28LF040-250-4I- EH	SST28LF040-200-4I- EI SST28LF040-250-4I- EI	SST28LF040-200-4I- NH SST28LF040-250-4I- NH

**Example**: Valid combinations are those products in mass production or will be in mass production. Consult your SST sales re presentative to confirm availability of valid combinations and to determine availability of new combinations.