MC68L300

Technical Supplement

16.78 MHz Electrical Characteristics

Devices in the M68300 Modular Microcontroller Family are built up from a selection of standard functional modules. The MC68331 and MC68332 contain the same central processing unit (CPU32) and system integration module (SIM), and thus have similar electrical characteristics.

M68300 devices that operate at 3.3 volts are now available. This publication contains electrical characteristics that supplement the *MC68331 User's Manual* (MC68331UM/AD) and the *MC68332 User's Manual* (MC68332UM/AD).

MC68L331 and MC68L332 are currently offered for operation in external clock mode only.

Enhanced versions of the MC68331 and MC68332 will offer extended V_{DD} operating range, PLL, 5 volt tolerant I/O, and higher frequency.



MOTOROLA

Ì

TABLE OF CONTENTS

Maximum Hatings	
MC68L331 Typical Ratings	
MC68L332 Typical Ratings	
Thermal Characteristics	
16.78 MHz DC Characteristics	
16.78 MHz AC Timing	
Background Debugging Mode Timing	
ECLK Bus Timing	
QSPI Timing	
Time Processor Unit Timing	
General-Purpose Timer AC Characteristics	

MOTOROLA 2

MC68L300 MC68L300EC16/D

■ 6367248 0150945 634 **■**

Table 1 Maximum Ratings

Num	Rating	Symbol	Value	Unit
1	Supply Voltage ^{1,2,3}	V _{DD}	- 0.3 to + 6.5	٧
2	Input Voltage 1,2,3,4,5,7	V _{IN}	- 0.3 to + 6.5	٧
3	Instantaneous Maximum Current Single Pin Limit (all pins) ^{1,3,5,6}	Ι _D	25	mA
4	Operating Maximum Current Digital Input Disruptive Current ^{3,5,6,7,8} VNEGCLMAP ≅ − 0.3 V VPOSCLAMP ≅ VDD + 0.3	l _{id}	– 500 to 500	μΑ
5	Operating Temperature Range C Suffix	T _A	T _L to T _H – 40 to 85	°C
6	Storage Temperature Range	T _{stg}	- 55 to 150	°C

NOTES:

- Permanent damage can occur if maximum ratings are exceeded. Exposure to voltages or currents in excess of recommended values affects device reliability. Device modules may not operate normally while being exposed to electrical extremes.
- Although sections of the device contain circuitry to protect against damage from high static voltages or electrical fields, take normal precautions to avoid exposure to voltages higher than maximum-rated voltages.
- 3. This parameter is periodically sampled rather than 100% tested.
- 4. All pins except TSC.
- 5. Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the larger of the two values.
- 6. Power supply must maintain regulation within operating V_{DD} range during instantaneous and operating maximum current.
- 7. All functional non-supply pins are internally clamped to V_{SS} . All functional pins except EXTAL and XFC are internally clamped to V_{DD} .
- 8. Total input current for all digital input-only and all digital input/output pins must not exceed 10 mA. Exceeding this limit can cause disruption of normal operation.

Table 2 MC68L331 Typical Ratings

Num	Rating	Symbol	Value	Unit
1	Supply Voltage	V _{DD}	3.3	V
2	Operating Temperature	T _A	25	°C
3	V _{DD} Supply Current RUN LPSTOP, External clock, max f _{sys}	I _{DD}	38 1.0	mA mA
4	Clock Synthesizer Operating Voltage	V _{DDSYN}	3.3	V
5	V _{DDSYN} Supply Current External Clock, maximum f _{sys}	I _{DDSYN}	1.5	mA
6	RAM Standby Current Normal RAM operation Standby operation	I _{SB}	3.0 10	μ Α μ Α
7	Power Dissipation	P _D	125.0	mW

MC68L300 MC68L300EC16/D

MOTOROLA

Table 3 MC68L332 Typical Ratings

Num	Rating	Symbol	Value	Unit
1	Supply Voltage	V _{DD}	3.3	V
2	Operating Temperature	T _A	25	°C
3	V _{DD} Supply Current RUN LPSTOP, External clock, max f _{sys}	I _{DD}	4 5 1.0	mA mA
4	Clock Synthesizer Operating Voltage	V _{DD\$YN}	3.3	V
5	V _{DDSYN} Supply Current External Clock, maximum f _{sys}	IDDSYN	2.0	mA
6	RAM Standby Current Normal RAM operation Standby operation	I _{SB}	3.0 10	μ Α μ Α
7	Power Dissipation	P _D	148.0	mW

Table 4 Thermal Characteristics

Num	Rating	Symbol	Value	Unit
1	Thermal Resistance Plastic 132-Pin Surface Mount Plastic 144-Pin Surface Mount	Θ_{JA}	38 49	°C/W

The average chip-junction temperature (TJ) in C can be obtained from:

$$T_{J} = T_{A} + (P_{D} \times \Theta_{JA}) \quad (1)$$

where:

 T_A = Ambient Temperature, °C

Θ_{JA}= Package Thermal Resistance, Junction-to-Ambient, °C/W

 $P_D = P_{INT} + P_{I/O}$

 $P_{INT} = I_{DD} \times V_{DD}$, Watts — Chip Internal Power

 $P_{I/O}$ = Power Dissipation on Input and Output Pins — User Determined

For most applications $P_{I/O} < P_{INT}$ and can be neglected. An approximate relationship between P_D and T_J (if $P_{I/O}$ is neglected) is:

$$P_D = K \div (T_J + 273^{\circ}C)$$
 (2)

Solving equations 1 and 2 for K gives:

$$K = P_D + (T_A + 273^{\circ}C) + \Theta_{JA} \times P_{D^2}$$
 (3)

where K is a constant pertaining to the particular part. K can be determined from equation (3) by measuring P_D (at equilibrium) for a known T_A . Using this value of K, the values of P_D and T_J can be obtained by solving equations (1) and (2) iteratively for any value of T_A .

MOTOROLA

4

MC68L300

Table 5 16.78 MHz DC Characteristics

(V_{DD} and V_{DDSYN} = 3.0 to 3.6Vdc, V_{SS} = 0 Vdc, $T_A = T_L$ to T_H)

Num	Characteristic	Symbol	Min	Max	Unit
1	Input High Voltage	V _{IH}	0.7 (V _{DD})	$V_{DD} + 0.3$	V
2	Input Low Voltage	V _{IL}	$V_{SS} - 0.3$	0.2 (V _{DD})	V
3	Input Hysteresis ¹	V _{HYS}	0.5	_	V
_	Input Leakage Current ²		-2.5	2.5	μА
4	$V_{in} = V_{DD}$ or V_{SS} Input-only pins	l _{in}	-2.5	2.5	μΛ
5	High Impedance (Off-State) Leakage Current ²	1	-2.5	2.5	μΑ
3	V _{in} = V _{DD} or V _{SS} All input/output and output pins	loz	_2.5	2.5	μΛ
6	CMOS Output High Voltage ^{2, 3} $I_{OH} = -10.0 \mu\text{A}$ Group 1, 2, 4 input/output and all output pins	V _{OH}	V _{DD} -0.2	_	v
-	$I_{OH} = -10.0 \mu A$ Group 1, 2, 4 input/output and all output pins CMOS Output Low Voltage ²				
7	$I_{OL} = 10.0 \mu\text{A}$ Group 1, 2, 4 input/output and all output pins	V _{OL}	_	0.2	V
8	Output High Voltage ^{2, 3}	V _{OH}	V _{DD} -0.5		V
0	$I_{OH} = -0.4 \text{ mA}$ Group 1, 2, 4 input/output and all output pins	∨он	V DD -0.5		V
	Output Low Voltage ²				
_	I _{OL} = 0.8 mA Group 1 I/O pins CLKOUT, FREEZE/QUOT,	.,			
9	IPIPE/DSO	V _{OL}		0.4	\ \ \ \
	$I_{OL} = 2.6 \text{ mA}$ Group 2 and group 4 I/O pins, $\overline{\text{CSBOOT}}$, $\overline{\text{BG/CS1}}$ $I_{OL} = 6.0 \text{ mA}$ Group 3			0.4	
10	Three State Control Input High Voltage	V	2.4 (V _{DD})	9.1	\vdash_{V}
10	Data Bus Mode Select Pull-up Current ⁴	V _{IHTSC}	2.4 (VDD)	3.1	+ •
11	V _{in} = V _{IL}	luon	_	-95	μΑ
	$V_{in} = V_{lH}$	MSP	_8	_	μ,
	MC68331 V _{DD} Supply Current ⁵			 	1
12A	Run	l _{DD}		49	mA
	LPSTOP, external clock input = max f _{sys}			2	mA
	MC68332 V _{DD} Supply Current ⁵				
12B	Run	I _{DD}		56	mA
	LPSTOP, external clock input = max f _{sys}		_	2	mA
13	Clock Synthesizer Operating Voltage	V _{DDSYN}	3.0	3.6	V
	V _{DDSYN} Supply Current				
14	External Clock, maximum f _{svs}	DDSYN		3	mA
-	, , , , , , , , , , , , , , , , , , ,				
15	MC68332 RAM Standby Voltage	V	0.0	V	V
15	Specified V _{DD} applied V _{DD} = V _{SS}	V _{SB}	2.7	V _{DD} 3.6	"
	MC68332 RAM Standby Current ^{6, 7}			0.0	
	Normal RAM operation $V_{DD} > V_{SB} - 0.5 \text{ V}$				
16		I _{SB}		10	μΑ
	Transient condition $V_{SB} - 0.5 \text{ V} \ge V_{DD} \ge V_{SS} + 0.5 \text{ V}$		-	3 50	mA A
1	Standby operation $V_{DD} < V_{SS} + 0.5 V$		_	50	μΑ
17A	MC68331 Power Dissipation ⁸	P _D	_	187	mW
17B	MC68332 Power Dissipation	P _D		212	mW
	Input Capacitance ^{2, 9}				
18	All input-only pins	C _{in}	<u> </u>	10	pF
	All input/output pins			20	
	Load Capacitance ²			200	
10	Group 1 I/O Pins, CLKOUT, FREEZE/QUOT, IPIPE Group 2 I/O Pins and CSBOOT, BG/CS	CL		90	pF
19	Group 3 I/O Pins			100	Pr
	Group 4 I/O Pins		_	100	

MC68L300 MC68L300EC16/D **MOTOROLA**

NOTES:

1. Applies to:

QSM pins

IRQ[7:1], RESET, EXTAL, TSC, RMC, BKPT/DSCLK, IFETCH/DSI

2. Input-Only Pins: TSC, BKPT/DSCLK, RXD

Output-Only Pins: CSBOOT, BG/CS, CLKOUT, FREEZE/QUOT, IPIPE/DSO

Input/Output Pins:

Group 1: DATA[15:0], IFETCH/DSI

Group 2: ADDR[23:19]/ $\overline{\text{CS}[10:6]}$, FC[2:0]/ $\overline{\text{CS}[5:3]}$, $\overline{\text{DSACK}[1:0]}$, $\overline{\text{AVEC}}$, $\overline{\text{RMC}}$, $\overline{\text{DS}}$, $\overline{\text{AS}}$, SIZ[1:0] $\overline{\text{IRQ}[7:1]}$, $\overline{\text{MODCLK}}$, ADDR[18:0], R/ $\overline{\text{W}}$, $\overline{\text{BERR}}$, $\overline{\text{BR}}$ / $\overline{\text{CSO}}$, $\overline{\text{BGACK}}$ / $\overline{\text{CS2}}$, PCS[3:1], PCS0/ $\overline{\text{SS}}$, TXD

Group 3: HALT, RESET Group 4: MISO, MOSI, SCK

- Does not apply to HALT and RESET because they are open drain pins.
 Does not apply to Port QS[7:0] (TXD, PCS[3:1], PCS0/SS, SCK, MOSI, MISO) in wired-OR mode.
- 4. Current measured at maximum system clock frequency.
- 5. Total operating current is the sum of the appropriate V_{DD} supply and V_{DDSYN} supply current.
- 6. When V_{SB} is more than 0.3V greater than V_{DD} , current flows between the V_{STBY} and V_{DD} pins, which causes standby current to increase toward the maximum condition specification. System noise on the V_{DD} and V_{STBY} pin can contribute to this condition.
- 7. The SRAM module will not switch into standby mode as long as V_{SB} does not exceed V_{DD} by more than 0.5 volts. The SRAM array cannot be accessed while the module is in standby mode.
- 8. Power dissipation measured at specified system clock frequency. Power dissipation can be calculated using the expression:

 $P_D = 3.6V (I_{DDSYN} + I_{DD})$

9. Input capacitance is periodically sampled rather than 100% tested.

MOTOROLA

Table 6 16.78 MHz AC Timing

(V_{DD} and V_{DDSYN} = 3.0 to 3.6Vdc, V_{SS} = 0 Vdc, $T_A = T_L$ to T_H)¹

Num	Characteristic	Symbol	Min	Max	Unit
F1	Frequency of Operation	f _{sys}	_	16.78	MHz
11	Clock Period	t _{cyc}	59.6		ns
1A	ECLK Period	t _{Ecyc}	476		ns
1B	External Clock Input Period ²	t _{Xcyc}	59.6		ns
2, 3	Clock Pulse Width	t _{CW}	24		ns
2A, 3A	ECLK Pulse Width	t _{ECW}	236	_	ns
2B, 3B	External Clock Input High/Low Time ²	txchL	29.8	_	ns
4, 5	CLKOUT Rise and Fall Time	t _{Crf}	_	7	ns
4A, 5A	Rise and Fall Time (All outputs except CLKOUT)	t _{rf}	_	8	ns
4B, 5B	External Clock Input Rise and Fall Time	t _{XCrf}		4	ns
6	Clock High to ADDR, FC, RMC, SIZ Valid	t _{CHAV}	0	29	ns
7	Clock High to ADDR, Data, FC, RMC,SIZ High Impedance	t _{CHAZx}	0	59	ns
8	Clock High to ADDR, FC, RMC, SIZ Invalid	t _{CHAZn}	0	_	ns
9	Clock Low to AS, DS, CS Asserted	t _{CLSA}	0	25	ns
9 A	AS to DS or CS Asserted (Read) ³	tstsa	-15	15	ns
9C	Clock Low to IFETCH, IPIPE Asserted		2	22	ns
11	ADDR, FC, RMC, SIZ Valid to AS, CS, (and DS Read) Asserted	t _{CLIA}	15	1 —	ns
12	Clock Low to AS, DS, CS Negated	t _{CLSN}	2	29	ns
12A	Clock Low to IFETCH, IPIPE Negated	t _{CLIN}	2	29	ns
13	AS, DS, CS Negated to ADDR, FC, SIZ Invalid (Address Hold)	t _{SNAI}	15		ns
14	AS, CS (and DS Read) Width Asserted	t _{SWA}	100		ns
14A	DS, CS Width Asserted (Write)	tswaw	45	1 —	ns
14B	AS, CS (and DS Read) Width Asserted (Fast Cycle)	tswow	40	1	ns
15	AS, DS, CS Width Negated ⁴	t _{SN}	40	<u> </u>	ns
16	Clock High to AS, DS, R/W High Impedance	t _{CHSZ}		59	ns
17	AS, DS, CS Negated to R/W High	t _{SNRN}	15		ns
18	Clock High to R/W High	tCHRH	0	29	ns
20	Clock High to R/W Low	t _{CHRL}	0	29	ns
21	R/W High to AS, CS Asserted	t _{RAAA}	15	_	ns
22	R/W Low to DS, CS Asserted (Write)	t _{RASA}	70		ns
23	Clock High to Data Out Valid	t _{CHDO}		29	ns
24	Data Out Valid to Negating Edge of AS, CS (Fast Write Cycle)	t _{DVASN}	15	+ =	ns
25	DS, CS Negated to Data Out Invalid (Data Out Hold)	1.	15	<u> </u>	ns
26	Data Out Valid to DS, CS Asserted (Write)	t _{SNDOI}	15		ns
27	Data In Valid to Clock Low (Data Setup)	t _{DVSA}	5	-	ns
27A	Late BERR, HALT Asserted to Clock Low (Setup Time)	t _{DICL}	20		ns
28	AS, DS Negated to DSACK[1:0], BERR, HALT, AVEC Negated	t _{BELCL}	0	80	ns
29	DS, CS Negated to Data In Invalid (Data In Hold) ⁵	tsndn	0	1 00	+
29A	DS, CS Negated to Data in Invalid (Data in Floid) ⁵ DS, CS Negated to Data in High Impedance ^{5, 6}	tsvoi	<u> </u>	55	ns
30	CLKOUT Low to Data in Invalid (Fast Cycle Hold) ⁵	t _{SHD1}	10	1 35	ns
30A	CLKOUT Low to Data in Invalid (Fast Cycle Hold) ³	t _{CLDI}	- 10	90	ns
31	DSACK[1:0] Asserted to Data In Valid ⁷	t _{CLDH}			ns
33	Clock Low to BG Asserted/Negated	t _{DADI}		50	ns
35	BR Asserted to BG Asserted (RMC not Asserted)8	[†] CLBAN		29	ns
37	BGACK Asserted to BG Negated	^t BRAGA	1	 -	t _{cyc}
		tGAGN	1	2	t _{cyc}
39	BG Width Negated	t _{GH}	2		t _{cyc}
39A	BG Width Asserted	t _{GA}	1 1 70		t _{cyc}
46	R/W Width Asserted (Write or Read)	t _{RWA}	150		ns

MC68L300 MC68L300EC16/D MOTOROLA

7

Table 6 16.78 MHz AC Timing (Continued)

 $(V_{DD}$ and $V_{DDSYN} = 3.0$ to 3.6Vdc, $V_{SS} = 0$ Vdc, $T_A = T_L$ to $T_H)^1$

Num	Characteristic	Symbol	Min	Max	Unit
46A	R/W Width Asserted (Fast Write or Read Cycle)	t _{RWAS}	90	_	ns
47A	Asynchronous Input Setup Time BR, BGACK, DSACK[1:0], BERR, AVEC, HALT	t _{AIST}	5	_	ns
47B	Asynchronous Input Hold Time	t _{AIHT}	15		ns
48	DSACK[1:0] Asserted to BERR, HALT Asserted9	t _{DABA}		30	ns
53	Data Out Hold from Clock High	t _{DOCH}	0		ns
54	Clock High to Data Out High Impedance	t _{CHDH}	_	28	ns
55	R/W Asserted to Data Bus Impedance Change	tRADC	40	_	ns
70	Clock Low to Data Bus Driven (Show Cycle)	t _{SCLDD}	0	29	ns
71	Data Setup Time to Clock Low (Show Cycle)	t _{SCLDS}	15		ns
72	Data Hold from Clock Low (Show Cycle)	t _{SCLDH}	10	_	ns
73	BKPT Input Setup Time	t _{BKST}	15		ns
74	BKPT Input Hold Time	t _{BKHT}	10	_	ns
75	Mode Select Setup Time	t _{MSS}	20		t _{cyc}
76	Mode Select Hold Time	t _{MSH}	0		ns
77	RESET Assertion Time ¹⁰	t _{RSTA}	4		t _{cyc}
78	RESET Rise Time ^{11,12}	t _{RSTR}		10	t _{cyc}

NOTES:

- 1. All AC timing is shown with respect to 20% V_{DD} and 70% V_{DD} levels unless otherwise noted.
- 2. When an external clock is used, minimum high and low times are based on a 50% duty cycle. The minimum allowable t_{Xcyc} period is reduced when the duty cycle of the external clock varies. The relationship between external clock input duty cycle and minimum t_{Xcyc} is expressed:

Minimum t_{Xcyc} period = minimum t_{XCHL} / (50% – external clock input duty cycle tolerance).

- 3. Specification 9A is the worst-case skew between \overline{AS} and \overline{DS} or \overline{CS} . The amount of skew depends on the relative loading of these signals. When loads are kept within specified limits, skew will not cause \overline{AS} and \overline{DS} to fall outside the limits shown in specification 9.
- 4. If multiple chip selects are used, \overline{CS} width negated (specification 15) applies to the time from the negation of a heavily loaded chip select to the assertion of a lightly loaded chip select. The \overline{CS} width negated specification between multiple chip selects does not apply to chip selects being used for synchronous ECLK cycles.
- 5. Hold times are specified with respect to \overline{DS} or \overline{CS} on asynchronous reads and with respect to CLKOUT on fast cycle reads. The user is free to use either hold time.
- 6. Maximum value is equal to $(t_{\rm cyc}$ / 2) + 25 ns.
- 7. If the asynchronous setup time (specification 47A) requirements are satisfied, the DSACK[1:0] low to data setup time (specification 31) and DSACK[1:0] low to BERR low setup time (specification 48) can be ignored. The data must only satisfy the data-in to clock low setup time (specification 27) for the following clock cycle. BERR must satisfy only the late BERR low to clock low setup time (specification 27A) for the following clock cycle.
- 8. To ensure coherency during every operand transfer, \overline{BG} is not asserted in response to \overline{BR} until after all cycles of the current operand transfer are complete.
- 9. In the absence of DSACK[1:0], BERR is an asynchronous input using the asynchronous setup time (specification 47A).
- After external RESET negation is detected, a short transition period (approximately 2) t_{cyc} elapses, then the SIM drives RESET low for 512 t_{cyc}.
- 11. External assertion of the RESET input can overlap internally-generated resets. To insure that an external reset is recognized in all cases, RESET must be asserted for at least 590 CLKOUT cycles.
- 12. External logic must pull RESET high during this period in order for normal MCU operation to begin.


MOTOROLA

MC68L300

MC68L300EC16/D


8

■ 6367248 0150951 938 **■**



68300 CLKOUT TIM


Figure 1 CLKOUT Output Timing Diagram



NOTE: TIMING SHOWN WITH RESPECT TO 20% AND 70% $\rm V_{DD}.$ PULSE WIDTH SHOWN WITH RESPECT TO 50% $\rm V_{DD}.$

68300 EXT CLK INPUT TIM

Figure 2 External Clock Input Timing Diagram




NOTE: TIMING SHOWN WITH RESPECT TO 20% AND 70% VDD.

68300 ECLK OUTPUT TIM

Figure 3 ECLK Output Timing Diagram

■ 6367248 O150952 874 **■**




68300 RD CYC TIM

Figure 4 Read Cycle Timing Diagram

MOTOROLA

10

MC68L300 MC68L300EC16/D




68300 WR CYC TIM

Figure 5 Write Cycle Timing Diagram

MC68L300 MOTOROLA MC68L300EC16/D 11

6367248 0150954 647 📟




68300 FAST RD CYC TIM

Figure 6 Fast Termination Read Cycle Timing Diagram

 MOTOROLA
 MC68L300

 12
 MC68L300EC16/D




68300 FAST WR CYC TIM

Figure 7 Fast Termination Write Cycle Timing Diagram

MC68L300 MOTOROLA
MC68L300EC16/D 13

■ 6367248 0350956 437 ■



68300 BUS ARB TIM

Figure 8 Bus Arbitration Timing Diagram — Active Bus Case





Figure 9 Bus Arbitration Timing Diagram — Idle Bus Case

68300 BUS ARB TIM IDLE




NOTE:

Show cycles can stretch during clock phase S42 when bus accesses take longer than two cycles due to IMB module wait-state insertion.

68300 SHW CYC TIM

Figure 10 Show Cycle Timing Diagram

MC68L300 MOTOROLA MC68L300EC16/D 15 ■ 6367248 0350958 292 ■



68300 CHIP SEL TIM

Figure 11 Chip-Select Timing Diagram




Figure 12 Reset and Mode Select Timing Diagram

MOTOROLA MC68L300
16 MC68L300EC16/D


Table 7 Background Debugging Mode Timing

(V_{DD} and V_{DDSYN} = 3.0 to 3.6Vdc, V_{SS} = 0 Vdc, $T_A = T_L$ to T_H)¹

Num	Characteristic	Symbol	Min	Max	Unit
BO	DSI Input Setup Time	t _{DSISU}	15		ns
B1	DSI Input Hold Time	t _{DSIH}	10		ns
B2	DSCLK Setup Time	t _{DSCSU}	15	_	ns
В3	DSCLK Hold Time	t _{DSCH}	10	-	ns
B4	DSO Delay Time	t _{DSOD}	_	25	ns
B5	DSCLK Cycle Time	t _{DSCCYC}	2		t _{cyc}
В6	CLKOUT Low to FREEZE Asserted/Negated	t _{FRZAN}	_	50	ns
B7	CLKOUT High to IFETCH High Impedance	t _{IPZ}	_	50	ns
B8	CLKOUT High to IFETCH Valid	t _{IP}	_	50	ns
B9	DSCLK Low Time	t _{DSCLO}	1	-	t _{cyc}

NOTES:

1. All AC timing is shown with respect to 20% $\rm V_{DD}$ and 70% $\rm V_{DD}$ levels unless otherwise noted.



68300 BKGD DBM SER COM TIM

Figure 13 BDM Serial Communication Timing Diagram




Figure 14 BDM Freeze Assertion Timing Diagram

MC68L300 MC68L300EC16/D

MOTOROLA

17

Table 8 ECLK Bus Timing

(V_{DD} and V_{DDSYN} = 3.0 to 3.6Vdc, V_{SS} = 0 Vdc, $T_A = T_L$ to T_H)¹

Num	Characteristic	Symbol	Min	Max	Unit
E1	ECLK Low to Address Valid ²	t _{EAD}	_	60	ns
E2	ECLK Low to Address Hold	t _{EAH}	15	_	ns
E3	ECLK Low to CS Valid (CS Delay)	t _{ECSD}		150	ns
E4	ECLK Low to CS Hold	t _{ECSH}	15	_	ns
E5	CS Negated Width	t _{ECSN}	30	_	ns
E6	Read Data Setup Time	t _{EDSR}	30		ns
E 7	Read Data Hold Time	t _{EDHR}	5	-	ns
E8	ECLK Low to Data High Impedance	t _{EDHZ}		60	ns
E 9	CS Negated to Data Hold (Read)	t _{ECDH}	0		ns
E10	CS Negated to Data High Impedance	t _{ECDZ}	_	1	t _{cyc}
E11	ECLK Low to Data Valid (Write)	t _{EDDW}	_	2	t _{cyc}
E12	ECLK Low to Data Hold (Write)	t _{EDHW}	15	_	ns
E13	Address Access Time (Read) ³	t _{EACC}	386	_	ns
E14	Chip-Select Access Time (Read) ⁴	t _{EACS}	296		ns
E15	Address Setup Time	t _{EAS}	1/2		t _{cyc}

NOTES:

- 1. All AC timing is shown with respect to 20% V_{DD} and 70% V_{DD} levels unless otherwise noted.
- 2. When previous bus cycle is not an ECLK cycle, the address may be valid before ECLK goes low.
- 3. Address access time = $t_{\text{Ecyc}} t_{\text{EAD}} t_{\text{EDSR}}$.
- 4. Chip select access time = $t_{Ecyc} t_{ECSD} t_{EDSR}$.




Figure 15 ECLK Timing Diagram

MOTOROLA MC68L300
18 MC68L300EC16/D

■ 6367248 0150961 887 **■**

Table 9 QSPI Timing


 $(V_{DD} \text{ and } V_{DDSYN} = 3.0 \text{ to } 3.6 \text{Vdc}, V_{SS} = 0 \text{ Vdc}, T_A = T_L \text{ to } T_H$, 100 pF load on all QSPI pins)¹

Num	Function	Symbol	Min	Max	Unit
1	Operating Frequency Master Slave	f _{op}	DC DC	1/4 1/4	f _{sys} f _{sys}
2	Cycle Time Master Slave	t _{qcyc}	4 4	510 —	t _{cyc} t _{cyc}
3	Enable Lead Time Master Slave	t _{lead}	2 2	128 —	t _{cyc} t _{cyc}
4	Enable Lag Time Master Slave	t _{lag}	_ 2	1/2	SCK t _{cyc}
5	Clock (SCK) High or Low Time Master Slave ²	t _{sw}	2 t _{cyc} – 60 2 t _{cyc} – n	255 t _{cyc}	ns ns
6	Sequential Transfer Delay Master Slave (Does Not Require Deselect)	t _{td}	17 13	8192 —	t _{cyc} t _{cyc}
7	Data Setup Time (Inputs) Master Slave	t _{su}	30 20	_	ns ns
8	Data Hold Time (Inputs) Master Slave	t _{hi}	0 20	_	ns ns
9	Slave Access Time	ta	_	1	t _{cyc}
10	Slave MISO Disable Time	t _{dis}		2	t _{cyc}
11	Data Valid (after SCK Edge) Master Slave	t _v		50 50	ns ns
12	Data Hold Time (Outputs) Master Slave	t _{ho}	0	<u>-</u>	ns ns
13	Rise Time Input Output	t _{ri} t _{ro}	_	2 30	μs ns
14	Fall Time Input Output	t _{fi}	_	2 30	μs ns

- 1. All AC timing is shown with respect to 20% V_{DD} and 70% V_{DD} levels unless otherwise noted. 2. For high time, n = External SCK rise time; for low time, n = External SCK fall time.


MC68L300 MC68L300EC16/D

MOTOROLA



68300 OSPI MAST CPHA0


Figure 16 QSPI Timing — Master, CPHA = 0



68300 QSPI MAST CPHA1


Figure 17 QSPI Timing — Master, CPHA = 1

MOTOROLA MC68L300
20 MC68L300EC16/D
■ 6367248 0150963 65T ■



68300 QSPL SLV CPHA0

Figure 18 QSPI Timing — Slave, CPHA = 0



68300 QSPI SLV CPHA1

Figure 19 QSPI Timing — Slave, CPHA = 1

MC68L300 MOTOROLA
MC68L300EC16/D 21
■ 6367248 0150964 596 ■


Table 10 Time Processor Unit Timing

(V_{DD} and V_{DDA} = 3.0 to 3.6Vdc, V_{SS} = 0 Vdc, $T_A = T_L$ to $T_H)^1$

Num	Parameter	Symbol	Min	Max	Unit
1	CLKOUT High to TPU Output Channel Valid ^{2, 3, 4}	t _{CHTOV}	2	23	ns
2	CLKOUT High to TPU Output Channel Hold	t _{снтон}	0	20	ns
3	TPU Input Channel Pulse Width	t _{TIPW}	4	_	t _{cyc}

NOTES:

- 1. AC Timing is shown with respect to 20% $\rm V_{DD}$ and 70% $\rm V_{DD}$ levels.
- 2. Timing not valid for external T2CLK input.
- 3. Maximum load capacitance for CLKOUT pin is 90 pF.
- 4. Maximum load capacitance for TPU output pins is 100 pF.



TPU VO TIM


Figure 20 TPU Timing Diagram

MOTOROLA 22

MC68L300 MC68L300EC16/D

Table 11 General-Purpose Timer AC Characteristics

Num	Parameter	Symbol	Min	Max	Unit
1	Operating Frequency	Fclock	0	16.77	MHz
2	PCLK Frequency	Fpclk	0	1/4 Fclock	MHz
3	Pulse Width Input Capture	PWtim	2/Fclock	_	
4	PWM Resolution	_	2/Fclock	_	_
5	IC/OC Resolution	_	4/Fclock	_	_
6	PCLK Width (PWM)		4/Fclock		_
7	PCLK Width (IC/OC)	-	4/Fclock	_	_
8	PAI Pulse Width		2/Fclock	_	




NOTE: 1. A = Input signal after the synchronizer

2. B = "A" after the digital filter
3. PHI1 is the same frequency as system clock; however, it does not have the same timing.

Figure 21 Input Signal Conditioner Timing


MOTOROLA MC68L300 MC68L300EC16/D 23



NOTE: 1. A = PAI signal after the synchronizer

- B = "A" after the digital filter
 *PHI1 is the same frequency as system clock; however, it does not have the same timing.
- 4. The external leading edge causes the pulse accumulator to increment and the PAIF flag to be set.
- 5. The counter transition from \$FF to \$00 causes the PAOVF flag to be set.

Figure 22 Pulse Accumulator — Event Counting Mode (Leading Edge)



- NOTE: 1. A = PAI signal after the synchronizer
 - 2. B = "A" after the digital filter
 - 3. PHI1*/4 clocks PACNT when GT-PAIF is asserted.


 - 4. PAIF is asserted when PAI is negated.
 5. *PHI1 has the same frequency as the system clock; however, it does not have the same timing.

Figure 23 Pulse Accumulator — Gated Mode (Count While Pin High)

MC68L300 MC68L300EC16/D

MOTOROLA


25



- NOTE: 1. TCNT counts as a result of PHI1*/4; PACNT counts when TCNT overflows from \$FFFF to \$0000 and the conditioned PAI signal is asserted.

 *PHI1 has the same frequency as the system clock; however, it does not have the same timing.


Figure 24 Pulse Accumulator — Using TOF as Gated Mode Clock



- NOTE: 1. *PHI1 is the same frequency as the system clock; however, it does not have the same timing.
 2. When the counter rolls over from \$FF to \$00, the PWM pin is set to logic level one.

 - 3. When the counter equals the PWM register, the PWM pin is cleared to a logic level zero.

Figure 25 PWMx (PWMx Register = 01, Fast Mode)




NOTE: 1. When the TCNT matches the OCx compare register, the OCxF flag is set followed by the OCx pin changing state.

2. *PHI1 is the same frequency as the system clock; however, it does not have the same timing.

Figure 26 Output Compare (Toggle Pin State)

MC68L300 MC68L300EC16/D


MOTOROLA



- NOTE: 1. The conditioned input signal causes the current value of the TCNT to be latched by the ICx capture register. The ICxF flag is set at the same time.


 2. *PHI1 is the same frequency as the system clock; however, it does not have the same timing.

Figure 27 Input Capture (Capture on Rising Edge)



NOTE: 1. *PHI1 is the same frequency as the system clock; however, it does not have the same timing.

Figure 28 General-Purpose Input




- NOTE: 1. *PHI1 is the same frequency as the system clock; however, it does not have the same timing.
 - 2. When the bit value is driven on the pin, the input circuit sees the signal. After it is conditioned it causes the contents of the TCNT to be latched into the ICx compare register.

Figure 29 General-Purpose Output (Causes Input Capture)

 MOTOROLA
 MC68L300

 30
 MC68L300EC16/D



NOTE: 1. *PHI1 is the same frequency as the system clock; however, it does not have the same timing.

Figure 30 Force Compare (CLEAR)