5

ON SCREEN DISPLAY MIX IC

■ GENERAL DESCRIPTION

NJM2252 is the IC that has been developed for VCR application, which has the super-impose function as well as the function to drive the S-VHS, S-output pin by putting the external transistor.

NJM2252 has Y signal pin and C singal pin of each independent circuit in it. Y signal line is selectable of 4 inputs, and C signal line is selectable of 3 inputs, each by the inside switches.

Further more, it has function to adjust the output level of S-VHS, Spin.

■ FEATURES

- 9V spec, (Recommended operational voltage range 8.6~9.4V)
- Voltage gain can be controlled by the external resistor (Typ. $\pm 3dB$)
- Wide band (Y signal line 10MHz, C signal line 8MHz)
- Output sag. correction circuit incorporated (Y signal line)
- Video switch incorporated (Y signal line 4 input, C signal line 3 input)
- Clamp circuit (Y signal line) Bias circuit (C signal line) incorporated
- Package Outline SDIP22
- Bipolar Technology

■ APPLICATION

- VCR (Correspond to S-VHS)
- Laser Disc

■ PIN FUNCTION

PIN NO.	FUNCTION	PIN NO.	FUNCTION
1	SWI	12	Y Line Sag Correction Pin
2	GND (Y Line)	13	GND (C Line)
3	Y Line Input Pin	14	NC
. 4	V ⁺ (L Line)	15	C Line Output Pin
5	Y Line Input Pin 3	16	c Line Gain Control
6	Clamp SW	17	c Line Input Pin 3
7	Y Line Input Pin	18	SW 2
8	SW 3	19	C Line Input Pin
9	Y Line Input Pin 4	20	NC
10	Y Line Gain Control	21	V ⁺ (C Line)
11	Y Line Output Pin	22	C Line Input Pin 1

■ RECOMMENDED OPERATING CONDITION


PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNITS
Supply Voltage Range	V+		8.6	9.0	9.4	V
Y Signal Input Amlitude Range		YIN	—	l —	3.0	V _{P-P}
Y Signal Output Amplitude Range		Yout			3.0	V _{P-P}
C Signal Input Amplitude Range		Cin	· . —	-	2.0	V _{P-P}
C Signal Output Amplitude Range		Соит	-		2.5	V _{P-P}
Gain Control Voltage Range		TP10, TP21 Input Voltage	2.0		3.0	v

■ PACKAGE OUTLINE



NJM2252L

■ BLOCK DIAGRAM



■ ABSOLUTE MAXIMUM RATINGS

(Ta=25℃)


PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V ⁺	12	V
Power Dissipation	P _D	700	mW
Operating Temperature Range	Topr	-20~+75	C
Storage Temperature Range	Tstg	-40~+125	°C

■ ELECTRICAL CHARACTERISTICS

(V⁺: 9V, V_C: 5V, TP10, TP21: 2.5V, Ta: 25℃)


PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	תוחט
Operating Current	25	37	45	mA		
Y Signal Line						
Input Open Voltage	Vif	TP1, TP2: Measurement	4.0	4.1	4.2	ν
Output Open Voltage	Voy		3.60	3.95	4.30	V
Output Offset Voltage 1	Vofy	TPI, 2,2: 5V, TP5:Measurement	-20	—	20	mV
Output Offset Voltage 2	Vofy	TP1,4: 5V, TP5: Measurement	-10	20	50	mV
Clamp Sink Current	Ii	V _C : 5V, SW4: 2 Measurement	0.8	1.0	1.2	mA
Voltage Gain	GvyI	Y _{IN} : 1MHz CW wave, Y _{OUT} : 2.0V _{P-P}	-0.5	0.5	1.5	dB
Voltage Gain Variable Width	Gvy	Y _{IN} : IMHz CW Wave, Y _{OUT} : 2.0V _{P-P}	-2.0	_	2.0	dB
Frequency Gain	Gſy	10MHz/1MHz	-1.0	l —	1.0	dB
Sag Gain	Gys	TP16: 100kHz,50mV _{P-P} V _{OUT} : Measurement	15	20		dB
Differential Gain	DG	Y _{OUT} : 2.0V _{P-P} Standard Stairecase Signal	_	1.0	3.0	%
Differential Phase	DP	Y _{OUT} : 2.0V _{P-P} Standard Stairecase Signal		1.0		deg
Crosstalk	СТу	Y _{IN} : 4.43MHz, 2.0V _{P-P} CW Wave Input	_	-70	_	dB
Output Impedance	Roy		-	6		Ω
C Signal Line				· · · · · ·	•	,
Input Open Voltage	Vic	TP6, TP7: Measurement	3.9	4.1	4.3	V
Output Open Voltage	Voc	TP21: 2.5V	5.05	5.35	5.65	V
Output Offset Voltage	Vofc	TP6, 7, 8: 5.0V, TP9: Measurement	-50	<u> </u>	50	mV
Voltage Gain	Gve1	C _{IN} : IMHz CW Wave, C _{OUT} : 2V _{P-P}	6.0	7.0	8.0	dB
Voltage Gain Variable Width	Gvc	C _{IN} : IMHz CW Wave, C _{OUT} : 2V _{P-P}	4.5		8.5	dB
Frequency Gain	Gſc	8MHz/IMHz	-1.0		1.0	dB
Crosstalk	Ctc	C _{IN} : 4.43MHz, 1.0V _{P-P} CW Wave Input	_	-70	—	dB
Input Impedance	Ric	19pin, 22pin Input Impedance	11	15	19	Ω
Output Impedance	Roc		. —	6	_	Ω
Common Line					•	1
Control On Voltage	Vel	Inner Switch on Level Guarantee	2.5	_		V
Control Off Voltage	Vc2	Inner Switch Off Level Guarantee		—	1.5	V
Key Clamp Control Voltage	Ve3	1 Pin Threshold Voltage	1.5	2.0	2.5	V

■ APPLICATION CIRCUIT



This IC requires $1M\,\Omega$ resistance between INPUT and GND pin for clamp type input since the minute current causes an unstable pin voltage.

■ TEST CIRCUIT



■ VIDEO SWITCHING MOTION

SWI	SW2	SW3	Y LINE OUTPUT	C LINE OUTPUT
L	L	L	Yinl	Cin1
Н	L ·	L	Yin2	Cin2
*	Н	L	Yin3	Cin3
L	L	•		Cin1
Н	L	Н	Yin4	Cin2
*	Н			Cin3

*:H or L

■ TERMINAL FUNCTION

PIN	PIN NAME	SYMBOL	FUNCTION
1	SWI	SWI	Video switch channel change over input. The L level is identified to be input when being left on at open state.
2	GND (Y Line)	GND Y	
3	Y Line Input Pin	Yinl	Video signal input pin (Y line) Key Clamp circuit internalized. The clamp function goes on when the key clamp is on H timing. Kyed clamp at L position indicates the normal sink chip clamp on operatior. The clamp voltage is about 4.1V.
4	V _{CC} (Y Line)		Y line alone can not be used when C line supply voltage is of state.
5	Y Line Input Pin 3	Yin 3	Video signal input pin (Y line) The IC does not have bias or clamp function circuit in it, and its easy to have the external circuit, of the brightness level setting. It is most suitable for superinpose input.
6	Clamp Switch	Yin3	In case of L level, the sink chip clamp, Yin1, Yin2 on operation. In case of H level, Yin1, Yin2 become the clamp voltage compulsory. If the kye clamp function is not used, apply it with the L level on fixed condition.
7	Y Line Input Pin 2	Yin2	Video signal input pin (Y line) Key clamp circuit internalized. The clamp function goes on when the key clamp is on H timing. Keyed clamp at L position indicates the normal sink chip clamp on operatior. The clamp voltage is about 4.1V.
8	SW3	SW3	Video switch channel change over input. The L level is identified to be input when being left on open state.
9	Y Line Input Pin 4	Yin4	Video signal input pin (Y line) The IC does not have bias or clamp function circuit in it, and its easy to have the external circuit of the brightness level setting. It is most suitable for superimpose input.
10	Y Line Gain Control	GAIN Y	Y Line voltage gain can be adjusted when input of 2.0~3.0V. 2.0V input, at gain min. (-3.0dB) 3.0V input at gin max. (+3.0dB) In order to set the gain within the IC, the gain control circuit compares the voltage (Typ 2.5V), the one which was decided by the resistance the voltage (Typ 2.5V), the one which was decided by the resistance division, and the gain control pin voltage, and then it is advisable to apply voltage on the gain control pin after the process of the resistance division of the supply voltage.
11	Y Line Output Pin	Yout	Its the Y line video signal output pin. It can drive 75Ω line when connecting 25C945 & 2SC1815 directly. No sag output can be performed by applying Y line sag correction at 12 pin.
12	Y Line Sag Correcting Pin	Y SAGU	In case when applying as 75Ω driver by connecting 2SC945 to Yout, the sag can be generated by output coupling capacitance and load resistance. The output included the sag, when once again, being input at sag correction pin through coupling capacitance, and it can be done to take out the output from Y out in which that there is no sag at all. In case when the sag correction function is not required on operation, it is advisable to use it by connecting 11 pin directly.

■ TERMINAL FUNCTION

PIN	PIN NAME	SYMBOL	FUNCTION
13	GND (C Line)	GND C	
14	NC		·
15	CLine Output Pin	Cout	It's the C line video signal output pin. It can drive 75Ω line when connecting 2SC945 & 2SC1815 directly.
	C line Output Pin	GAIN C	C line voltage gain can be adjusted when input 2.0~3.0V. 2.0V input at gain min. (+3.0dB) 3.0V input at gain max. (+9.0dB) In order to set the gain within the IC, the gain control circuit compares the voltage (Typ 2.5V), the one which was decided by the resistance division, and the gain control pin voltage, and then it is advisable to apply voltage on the gain control pin, after the process of resistance division of the supply voltage.
17	C Line Input Pin 3	Cin3	Video signal input pin (C line) The IC does not have bias or clamp function circuit in it, and it's easy to set the brightness level with the external circuit. It is most suitable for superimpose input.
18	SW2	SW2	The L level is identified to be input when being left on open state.
19 .	C Line Input Pin 2	Cin2	Video signal input pin (C line) The bias voltage is about 4.1V, and the input impedance is about 15K Ω
20	NC		
21	V+ (C Line)	V+ C	C line alone can not be used while the Y line supply voltage is off state.
22	C Line Input Pin 1	Cinl	C line Input Pin 1. Video signal input pin (C line) Bias voltage is about 4.1V, input impedance is about 15K Ω

■ TEST CONDITION

(V*: 9V, Vc : 5V, TP10, TP21: 2.5V, Ta: 25°C)

PARAMETER	SYMBOL	1	2	3	4	5	6	7	8	9	0	1		TEST CONDITION
Supply Current	Icc	L	Ι-	L	L	L	L	L	L	L	L	L	4pin,	21pin Total Current
Y Signal Line		.l								L				
Input Open Voltage	Viy	L	L L	L L	L L	L L	1	1	L L		1			l: Measurement Measurement
Output Open Voltage	Voy	L	L.	L	L	L	L	L	L	L	L	L	TP5:	Measurement
Output Offset Voltage 1	Vofy	1	L H	L	L L L	L	L	L	L L L	L	1	L	Vofy= Vofy=	2, 3: 5V TP5: Measurement \rightarrow V1 $V2 \rightarrow$ $V3 \rightarrow$ $= V2 - V1$ $= V = -V2$ $= V3 - V2$ Judgment
Output offset Voltage 2	Vofy	L	L	L	L L		L		L	1	L		tp1, 4	: 5v tp5: MeasurementV1→ V4→ =V4−V1 Judgment
Clamp Sink Current	li	L	L		L L	L	L	L L	L L	L L		L		n Sink Current n Sink Current
Voltage Gain Width	Gvyl	L	L	L	L L	L	L H L	L H	L	L L	L L	L	Tp10: TP10: TP10:	ft four switch conditions : 2.5V voltage gain→Gv1 : 2.0V voltage gain→Gv2 : 3.0V voltage gain→Gv3 y=GV2-Gv1 y=Gv3-Gv1 } Judgment
Frequency Gain	Gfy	H L L	H L	L H	L L L	L L	L L L	L H L	L L H	LI L L	L L	L L	Yır Yır Gfy	ft four switch NIMHz voltage gain→Gv4 NIOMHz voltage gain→Gv5 y=gV5—Gv4 Judgment
Sag Gain	Gys		L	L		L	L	L	L	L	L	L	ment	3: OFF TP16: 100kHz, 50mV _{P-P} input Youт:Measure ouт/50mV _{PP} Judgment
Differential Gain	DG	L H L	Н	L	L L	L L	L H L	L H	L	1	L	L		2.0v _{P-P} Standard Staircase Signal ment at left four switch conditions
Differential Phase	DP	L H L	L H	L	LI L L	L	H	L	L	L	L	l		: 2.0V _{P-P} Standard Staircase Signal ment at left four switch conditions


■ TEST CONDITION

(V*: 9V, V_C: 5V, TP10, TP21: 2.5V, Ta: 25℃)

PARAMETER	SYMBOL		2	3	4	5	6	7	8	9	0	1	TEST CONDITION
Crostalk	СТу	Н		L		Н	-	L	L	L.	L	L	Judgment by left 12 switch conditions
		L	Н	L	L	Н	L	L	L	L	L	L	Y _{IN} : 4.43MHz, 2.0V _{P-P} CW wave input
		L	Н	L	L	Н	L	L	L	L	L	L	Y _{OUT} Measurement
		L	L	L	L	L	Н	L	L	L	L	L	Yout/yiN Judgment
		Н	L	L	L	Н	L	ᆫ	L	L	L	L	
		L	L	Н	L	L	Н	L	L	L	L	L	
		L	L	L	L	L	L	Н	L	L	L	L	
		1		1			1	Н					
	İ	L	L	H	L			Н					
		L	L	L	L		1	L				L	
		1 1	L		L		L	1		L		L	
		L	Н	L	L	L	L	L	H	L	L	L	
Output Impedance	Roy	L	L	L	L	Н	L	L	L	L	L	L	
C Signal Line													
Input Open Voltage	Vic	L	L	L	L	Ĺ	L	L	Г	Г	L	L	
O	Voc	H	L L	L	L	L	L	L	L .	L	L	-	
Output Open Voltage Output Offset Voltage	Voc	L	1	L	L	ı. I	L	ı	L	L	L	L	
output Offset Voltage	, 0,10	Н	L	L	L	L	L	L	L	L	L	L	
		L	Н	L	L	L		L	L	L	L	L	
		'											Vofc=V2-V1 Vofc=V3-V1
Voltage Gain	Gvel	L	L	L	L	L	ı	L			L	L	
		H	L H	L	L L	L L	L	L	L	L	H	L H	
Voltage Gain Variable Width	Gvc	L	L	L	L	L	L	L	L.	Н	L	L	
		H		L	L	L L	L	L L	L L	L L	Н	L	
	ļ	-	' '		-	-	-	-	-	L	-	ļ' '	At left three switch conditions
													Gvc=Gv2-Gv1 Judgment
Frequency Gain	Gfc	L	L	L	L	L	L	L	L	Н		L	0,0 0,0 0,1,
requency Gam	l Gic					1		L				t .	
		L	Н	L	L	L	L	L	L	L	L	Н	
Crosstałk	CTc	L	L	L	L	L	i	-	L	H	ī	L	Gfc=Gv5-Gv4 Judgment C _{IN} : 4.43MHz, 1.0V~ _{P-P} CW wave input
Clossiaik		L	1	i –	L	L	1	L			L		
		L	L	L	L	L		L	L	L	Н	L	
		L L	Н	L L	L L	L L	L	L L	L	L	H	H	
		1	L	•		ı			L	L			
Input Impedance	Ric	L	L	L	L.	L	L	L	L	Н	L	L	1
													TP19: 5.0V applied voltage, TP6: voltage measurement Ric= $15[k\Omega]*(2-V19/(2-(V2-V1))]$ Judgment
		Н	L	L	L	L	L	L	L	L	H	L	
													VI
													TP22: 5.0V applied voltage, TP7: voltage measurement V2
					L		L					L	Ric=15[k Ω]*(V2-V1)/(2-(V-V1)) Judgment
Output Impedance	Roc	L	L	L	L	L	L	L	L	Н	L	L	

■APPLICATION

This IC requires $1M\Omega$ resistance between INPUT and GND pin for clamp type input since the minute current causes an unstable pin voltage.



[CAUTION]
The specifications on this databook are only given for information , without any guarantee as regards either mistakes or omissions. The application circuits in this databook are described only to show representative usages of the product and not intended for the guarantee or permission of any right including the industrial rights.