



TPS75801, TPS75815 TPS75818, TPS75825 TPS75833

SLVS330D-JUNE 2001-REVISED MARCH 2004

# FAST-TRANSIENT RESPONSE 3-A LOW-DROPOUT VOLTAGE REGULATORS


#### **FEATURES**


- 3-A Low-Dropout Voltage Regulator
- Available in 1.5-V, 1.8-V, 2.5-V, and 3.3-V
   Fixed-Output and Adjustable Versions
- Dropout Voltage Typically 150 mV at 3 A (TPS75833)
- Low 125 μA Typical Quiescent Current
- Fast Transient Response
- 3% Tolerance Over Specified Conditions for Fixed-Output Versions
- Available in 5-Pin TO-220 and TO-263 Surface-Mount Packages
- Thermal Shutdown Protection


## **DESCRIPTION**


The TPS758xx family of 3-A low dropout (LDO) regulators contains four fixed voltage option regulators and an adjustable voltage option regulator. These devices are capable of supplying 3 A of output current with a dropout of 150 mV (TPS75833). Therefore, the device is capable of performing a 3.3-V to 2.5-V conversion.

Quiescent current is 125  $\mu A$  at full load and drops down to less than 1  $\mu A$  when the device is disabled. The TPS758xx is designed to have fast transient response for large load current changes.









Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



Because the PMOS device behaves as a low-value resistor, the dropout voltage is very low (typically 150 mV at an output current of 3 A for the TPS75833) and is directly proportional to the output current. Additionally, since the PMOS pass element is a voltage-driven device, the quiescent current is very low and independent of output loading (typically 125 µA over the full range of output current). These two key specifications yield a significant improvement in operating life for battery-powered systems.


The device is enabled when EN (enable) is connected to a high voltage level (>2 V). Applying a low voltage level (<0.7 V) to EN shuts down the regulator, reducing the quiescent current to less than 1  $\mu$ A at  $T_{\perp}$  = 25°C.

The TPS758xx is offered in 1.5-V, 1.8-V, 2.5-V, and 3.3-V fixed-voltage versions and in an adjustable version (programmable over the range of 1.22 V to 5 V). Output voltage tolerance is specified as a maximum of 3% over line, load, and temperature ranges. The TPS758xx family is available in a 5-pin TO-220 (KC) and TO-263 (KTT) packages.

#### **AVAILABLE OPTIONS**

T <sub>J</sub>	OUTPUT VOLTAGE (TYP)	TO-220 (KC)	TO-263(KTT) <sup>(1)</sup>
	3.3 V	TPS75833KC	TPS75833KTT
	2.5 V	TPS75825KC	TPS75825KTT
40°C to 125°C	1.8 V	TPS75818KC	TPS75818KTT
	1.5 V	TPS75815KC	TPS75815KTT
	Adjustable 1.22 V to 5 V	TPS75801KC	TPS75801KTT

(1) The TPS75801 is programmable using an external resistor divider (see application information). The KTT package is available taped and reeled. Add T for KTT devices in 50-piece reel. Add R for KTT devices in 500-piece reel.




(1) See application information section for capacitor selection details.


Figure 1. Typical Application Configuration (For Fixed Output Options)



#### FUNCTIONAL BLOCK DIAGRAM—ADJUSTABLE VERSION



#### FUNCTIONAL BLOCK DIAGRAM—FIXED VERSION



# **TERMINAL FUNCTIONS (TPS758xx)**

-	ΓERMINAL	1/0	DESCRIPTION				
NAME	NO.	1/0	JESCRIF HON				
EN	1	1	Enable input				
FB/NC	5	1	Feedback input voltage for adjustable device/no connection for fixed options				
GND	3		Regulator ground				
IN	2	I	Input voltage				
OUTPUT	4	0	Regulated output voltage				



#### **DETAILED DESCRIPTION**

The TPS758xx family includes four fixed-output voltage regulators (1.5 V, 1.8 V, 2.5 V, and 3.3 V), and an adjustable regulator, the TPS75801 (adjustable from 1.22 V to 5 V). The bandgap voltage is typically 1.22 V.

#### **Pin Functions**

#### **Enable (EN)**

The EN terminal is an input which enables or shuts down the device. If EN is a low voltage level (<0.7 V), the device will be in shutdown or sleep mode. When EN goes to a high voltage level (>2 V), the device will be enabled.

#### Feedback (FB)

FB is an input terminal used for the adjustable-output option and must be connected to the output terminal either directly, in order to generate the minimum output voltage of 1.22 V, or through an external feedback resistor divider for other output voltages. The FB connection should be as short as possible. It is essential to route it in such a way to minimize/avoid noise pickup. Adding RC networks between FB terminal and V<sub>O</sub> to filter noise is not recommended because it may cause the regulator to oscillate.

#### Input Voltage (IN)

The V<sub>IN</sub> terminal is an input to the regulator.

#### **Output Voltage (OUTPUT)**

The V<sub>OUTPUT</sub> terminal is an output from the regulator.

#### **ABSOLUTE MAXIMUM RATINGS**

over operating junction temperature range (unless otherwise noted)(1)(2)

	UNIT
Input voltage range, V <sub>I</sub>	-0.3 V to 6 V
Voltage range at EN	-0.3 V to 6 V
Peak output current	Internally limited
Continuous total power dissipation	See Dissipation Rating Table
Output voltage, V <sub>O</sub> (OUTPUT, FB)	5.5 V
Operating junction temperature range, T <sub>J</sub>	-40°C to 150°C
Storage temperature range, T <sub>stg</sub>	-65°C to 150°C
ESD rating, HBM	2 kV
ESD rating, CDM	500 V

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### **DISSIPATION RATING TABLE**

PACKAGE	R <sub>⊖JC</sub> (°C/W)	R <sub>⊝JA</sub> (°C/W) <sup>(1)</sup>
TO-220	2	58.7 <sup>(2)</sup>
TO-263	2	38.7 <sup>(3)</sup>

<sup>(1)</sup> For both packages, the R<sub>OJA</sub>values were computed using JEDEC high K board (2S2P) with 1 ounce internal copper plane and ground plane. There was no air flow across the packages.

<sup>(2)</sup> All voltage values are with respect to network terminal ground.

<sup>(2)</sup> R<sub>OJA</sub> was computed assuming a vertical, free standing TO-220 package with pins soldered to the board. There is no heatsink attached to the package.

<sup>(3)</sup> R<sub>OJA</sub> was computed assuming a horizontally mounted TO-263 package with pins soldered to the board. There is no copper pad underneath the package.

TPS75801, TPS75815



#### RECOMMENDED OPERATING CONDITIONS

	MIN	MAX	UNIT
Input voltage, V <sub>I</sub> <sup>(1)</sup>	2.8	5.5	V
Output voltage range, V <sub>O</sub>	1.22	5	V
Output current, I <sub>O</sub>	0	3	Α
Operating virtual junction temperature, T <sub>J</sub>	-40	125	°C

<sup>(1)</sup> To calculate the minimum input voltage for your maximum output current, use the following equation:  $V_{I(min)} = V_{O(max)} + V_{DO(max load)}$ .

#### **ELECTRICAL CHARACTERISTICS**

over recommended operating junction temperature range ( $T_J = -40^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ ),  $V_I = V_{O(typ)} + 1$  V,  $I_O = 1$  mA, EN =  $V_I$ ,  $C_O = 1$  mA, EN =  $V_I$ ,  $C_O = 1$ 100 μF (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT	
		1.22 V ≤ V <sub>O</sub> ≤ 5.5 V	T <sub>J</sub> = 25°C		Vo		V	
	Adjustable voltage	1.22 V ≤ V <sub>O</sub> ≤ 5.5 V		0.97 V <sub>O</sub>		1.03 V <sub>O</sub>	V	
	Voltage	$1.22 \text{ V} \le \text{V}_{\text{O}} \le 5.5 \text{ V}, \text{T}_{\text{J}} = 0$	) to 125°C <sup>(1)</sup>	0.97 V <sub>O</sub>		1.03 V <sub>O</sub>	V	
	4.5.V.Outnut	T <sub>J</sub> = 25°C	2.8 V < V <sub>I</sub> < 5.5 V		1.5		V	
	1.5 V Output	2.8 V ≤ V <sub>I</sub> ≤ 5.5 V		1.455		1.545	V	
Output voltage <sup>(1)</sup>	1.8 V Output	$T_J = 25^{\circ}C$	2.8 V < V <sub>I</sub> < 5.5 V		1.8		· V	
	1.6 v Output	$2.8 \text{ V} \le \text{V}_{\text{I}} \le 5.5 \text{ V}$		1.746		1.854	<b>V</b>	
	2.5 V Output	$T_J = 25^{\circ}C$	$3.5 \text{ V} < \text{V}_{\text{I}} < 5.5 \text{ V}$		2.5		· >	
	2.5 v Output	$3.5 \text{ V} \leq \text{V}_{\text{I}} \leq 5 \text{ V}$		2.425		2.575	V	
	3.3 V Output	$T_J = 25^{\circ}C$	$4.3 \text{ V} < \text{V}_{\text{I}} < 5.5 \text{ V}$		3.3		V	
	3.3 v Output	$4.3 \text{ V} \le \text{V}_{\text{I}} \le 5.5 \text{ V}$		3.201		3.399	V	
Quiescent current (GND current) (2), (3)		$T_J = 25^{\circ}C$			125		μA	
Quiescent current (OND curre	, , , , , , , , , , , , , , , , , , ,					200	μΑ	
Output voltage line regulation $(\Delta V_O/V_O)^{(3)}$		$V_{O} + 1 V \le V_{I} \le 5.5 V$ ,	T <sub>J</sub> = 25°C		0.04		%/V	
Output voltage line regulation	(40,00)	$V_0 + 1 V \le V_1 < 5.5 V$				0.1	707 V	
Load regulation (2)					0.35		%/V	
Output noise voltage	TPS75815	BW = 300 Hz to 50 kHz, T	$T_J = 25^{\circ}C, V_I = 2.8 V$		35		μVrms	
Output current limit		$V_O = 0 V$		5.5	10	14	Α	
Thermal shutdown junction te	mperature				150		°C	
Standby current		EN = 0	T <sub>J</sub> = 25°C		0.1		μΑ	
Standby current		EN = 0				3	μΑ	
FB input current	TPS75801	FB = 1.5 V		-1		1	μΑ	
Power supply ripple rejection	TPS75815	f = 100 Hz, T <sub>J</sub> = 25°C	$V_1 = 2.8 \text{ V}, I_0 = 3 \text{ A}$		62		dB	
Input current (EN)	$EN = V_I$			-1		1	μΑ	
Imput current (LIV)	EN = 0 V			-1	0	1	μΑ	
High level EN input voltage				2			<b>V</b>	
Low level EN input voltage						0.7	<b>V</b>	

1) The adjustable option operates with a 2% tolerance over 
$$T_J = 0$$
 2)  $I_O = 1$  mA to 3 A 3.

If  $V_O < 2.5$  V then  $V_{Imin} = 2.8$  V,  $V_{Imax} = 5.5$  V:

Line regulator (mV)  $(\%V) \times \frac{V_O(V_{Imax} / 2.8V)}{100} \times 1000$ 

If  $V_O \ge 2.5$  V then  $V_{Imin} = V_O + 1$  V,  $V_{Imax} = 5.5$  V:

Line regulator (mV)  $(\%V) \times \frac{V_O(V_{Imax}) V_O / 1V}{100} \times 1000$ 

<sup>(1)</sup> The adjustable option operates with a 2% tolerance over  $T_J = 0$  to 125°C.

SLVS330D-JUNE 2001-REVISED MARCH 2004



# **ELECTRICAL CHARACTERISTICS (continued)**

over recommended operating junction temperature range ( $T_J = -40^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ ),  $V_I = V_{O(typ)} + 1$  V,  $I_O = 1$  mA, EN =  $V_I$ ,  $C_O = 100$  µF (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT	
		I <sub>O</sub> = 3 A,	V <sub>I</sub> = 3.2 V	$T_J = 25^{\circ}C$		150		mV
Vo	(3.3 V output) (4)	I <sub>O</sub> = 3 A,	V <sub>I</sub> = 3.2 V				300	IIIV
1,0	Discharge transistor current	V <sub>O</sub> = 1.5 V	T <sub>J</sub> = 25°C		10	25		mA
.,	UVLO	T <sub>J</sub> = 25°C	V <sub>I</sub> rising		2.2		2.75	V
V <sub>I</sub>	UVLO hysteresis	T <sub>J</sub> = 25°C	V <sub>I</sub> falling			100		mV


<sup>(4)</sup> IN voltage equals V<sub>O</sub>(typ) - 100 mV; TPS75815, TPS75818, and TPS75825 dropout voltage limited by input voltage range limitations (i.e., TPS75833 input voltage is set to 3.2 V for the purpose of this test).

#### **TYPICAL CHARACTERISTICS**

# **Table of Graphs**


			FIGURE
\/	Output valtage	vs Output current	2, 3
Vo	Output voltage	vs Junction temperature	4, 5
	Ground current	vs Junction temperature	6
	Power supply ripple rejection	vs Frequency	7
	Output spectral noise density	vs Frequency	8
z <sub>o</sub>	Output impedance	vs Frequency	9
\ /	Dramavit valta aa	vs Input voltage	10
$V_{DO}$	Dropout voltage	vs Junction temperature	11
V <sub>I</sub>	Minimum required input voltage	vs Output voltage	12
	Line transient response		13, 15
	Load transient response		14, 16
Vo	Output voltage and enable voltage	vs Time (start-up)	17
	Equivalent series resistance	vs Output current	19, 20





75





 $T_J$  – Junction Temperature – °C Figure 6.

65

95 110 125

20 35 50

TPS75833
OUTPUT SPECTRAL NOISE DENSITY
VS
FREQUENCY




Figure 8.

# TPS75833 POWER SUPPLY RIPPLE REJECTION vs FREQUENCY




Figure 7.

#### TPS75833 OUTPUT IMPEDANCE VS FREQUENCY








Figure 9.















Figure 13.

Figure 12.





TPS75833 LINE TRANSIENT RESPONSE





Figure 14.

Figure 15.



TPS75833 OUTPUT VOLTAGE AND ENABLE VOLTAGE TIME (START-UP)




Figure 16.

Figure 17.







Figure 18. Test Circuit for Typical Regions of Stability (Figures 19 and 20) (Fixed Output Options)



A. Equivalent series resistance (ESR) refers to the total series resistance, including the ESR of the capacitor, any series resistance added externally, and PWB trace resistance to  $C_{O}$ .



#### THERMAL INFORMATION

The amount of heat that an LDO linear regulator generates is directly proportional to the amount of power it dissipates during operation. All integrated circuits have a maximum allowable junction temperature (T<sub>J</sub>max) above which normal operation is not assured. A system designer must design the operating environment so that the operating junction temperature (T<sub>J</sub>) does not exceed the maximum junction temperature (T<sub>J</sub>max). The two main environmental variables that a designer can use to improve thermal performance are air flow and external heatsinks. The purpose of this information is to aid the designer in determining the proper operating environment for a linear regulator that is operating at a specific power level.

In general, the maximum expected power (P<sub>D(max)</sub>) consumed by a linear regulator is computed as:

$$P_{D}^{max}()V_{I(avg)} V_{O(avg)} \times I_{O(avg)} / V_{I(avg)} X_{I(Q)}$$
(1)

#### Where:

- V<sub>I(avg)</sub> is the average input voltage.
- V<sub>O(avg)</sub> is the average output voltage.
- I<sub>O(avg)</sub> is the average output current.
- I<sub>(Q)</sub> is the quiescent current.

For most TI LDO regulators, the quiescent current is insignificant compared to the average output current; therefore, the term  $V_{I(avg)}$  x  $I_{(Q)}$  can be neglected. The operating junction temperature is computed by adding the ambient temperature  $(T_A)$  and the increase in temperature due to the regulator's power dissipation. The temperature rise is computed by multiplying the maximum expected power dissipation by the sum of the thermal resistances between the junction and the case  $(R_{\Theta JC})$ , the case to heatsink  $(R_{\Theta CS})$ , and the heatsink to ambient  $(R_{\Theta SA})$ . Thermal resistances are measures of how effectively an object dissipates heat. Typically, the larger the device, the more surface area available for power dissipation and the lower the object's thermal resistance.

Figure 21 illustrates these thermal resistances for (a) a TO-220 package attached to a heatsink, and (b) a TO-263 package mounted on a JEDEC High-K board.





Figure 21. Thermal Resistances





Equation 2 summarizes the computation:

$$T_J / T_A \times P_D \max \times R_{\theta JC} \times R_{\theta CS} \times R_{\theta SA}$$
 (2)

The  $R_{\Theta JC}$  is specific to each regulator as determined by its package, lead frame, and die size provided in the regulator's data sheet. The  $R_{\Theta SA}$  is a function of the type and size of heatsink. For example, *black body radiator* type heatsinks, like the one attached to the TO-220 package in Figure 21(a), can have  $R_{\Theta CS}$  values ranging from 5 °C/W for very large heatsinks to 50 °C/W for very small heatsinks. The  $R_{\Theta CS}$  is a function of how the package is attached to the heatsink. For example, if a thermal compound is used to attach a heatsink to a TO-220 package,  $R_{\Theta CS}$  of 1°C/W is reasonable.

Even if no external black body radiator type heatsink is attached to the package, the board on which the regulator is mounted will provide some heatsinking through the pin solder connections. Some packages, like the TO-263 and TI's TSSOP PowerPAD<sup>TM</sup> packages, use a copper plane underneath the package or the circuit board's ground plane for additional heatsinking to improve their thermal performance. Computer aided thermal modeling can be used to compute very accurate approximations of an integrated circuit's thermal performance in different operating environments (e.g., different types of circuit boards, different types and sizes of heatsinks, different air flows, etc.). Using these models, the three thermal resistances can be combined into one thermal resistance between junction and ambient ( $R_{\Theta JA}$ ). This  $R_{\Theta JA}$  is valid only for the specific operating environment used in the computer model.

Equation 2 simplifies into Equation 3:

$$T_J / T_A \times P_D^{max} \times R_{\theta JA}$$
 (3)

Rearranging Equation 3 gives Equation 4:

$$R_{\theta JA} \times \frac{T_{J}^{-T}A}{P_{D}^{max}} \tag{4}$$

Using Equation 3 and the computer model generated curves shown in Figure 22 and Figure 25, a designer can quickly compute the required heatsink thermal resistance/board area for a given ambient temperature, power dissipation, and operating environment.

#### **TO-220 Power Dissipation**

The TO-220 package provides an effective means of managing power dissipation in through-hole applications. The TO-220 package dimensions are provided in the *Mechanical Data* section at the end of the data sheet. A heatsink can be used with the TO-220 package to effectively lower the junction-to-ambient thermal resistance.

To illustrate, the TPS75825 in a TO-220 package was chosen. For this example, the average input voltage is 3.3 V, the average output voltage is 2.5 V, the average output current is 3 A, the ambient temperature 55°C, the air flow is 150 LFM, and the operating environment is the same as documented below. Neglecting the quiescent current, the maximum average power is:

$$P_{D}$$
max × (3.3 – 2.5) V x 3 A × 2.4 W (5)

Substituting T<sub>J</sub>max for T<sub>J</sub> into Equation 4 gives Equation 6:

$$R_{\theta JA} \text{max} \times (125 - 55)^{\circ} \text{C}/2.4 \text{ W} \times 29^{\circ} \text{C/W}$$
(6)

From Figure 22,  $R_{\Theta JA}$  vs Heatsink Thermal Resistance, a heatsink with  $R_{\Theta SA} = 22^{\circ}\text{C/W}$  is required to dissipate 2.4 W. The model operating environment used in the computer model to construct Figure 22 consisted of a standard JEDEC High-K board (2S2P) with a 1 oz. internal copper plane and ground plane. Since the package pins were soldered to the board, 450 mm² of the board was modeled as a heatsink. Figure 23 shows the side view of the operating environment used in the computer model.





Figure 22. Thermal Resistance vs Heatsink Thermal Resistance



From the data in Figure 22 and rearranging Equation 4, the maximum power dissipation for a different heatsink  $R_{\Theta SA}$  and a specific ambient temperature can be computed (see Figure 24).






Figure 24. Power Dissipation vs Heatsink Thermal Resistance

#### **TO-263 Power Dissipation**

The TO-263 package provides an effective means of managing power dissipation in surface-mount applications. The TO-263 package dimensions are provided in the *Mechanical Data* section at the end of the data sheet. The addition of a copper plane directly underneath the TO-263 package enhances the thermal performance of the package.

To illustrate, the TPS75825 in a TO-263 package was chosen. For this example, the average input voltage is 3.3 V, the average output voltage is 2.5 V, the average output current is 3 A, the ambient temperature 55°C, the air flow is 150 LFM, and the operating environment is the same as documented below. Neglecting the quiescent current, the maximum average power is:

$$P_{D} max \times (3.3 - 2.5) V x 3 A \times 2.4 W$$
(7)

Substituting T<sub>J</sub>max for T<sub>J</sub> into Equation 4 gives Equation 8:

$$R_{\theta JA} \text{max} \times (125 - 55)^{\circ} \text{C} / 2.4 \text{ W} \times 29^{\circ} \text{C/W}$$
(8)

From Figure 25,  $R_{\Theta JA}$  vs Copper Heatsink Area, the ground plane needs to be 2 cm<sup>2</sup> for the part to dissipate 2.4 W. The model operating environment used in the computer model to construct Figure 25 consisted of a standard JEDEC High-K board (2S2P) with a 1 oz. internal copper plane and ground plane. The package is soldered to a 2 oz. copper pad. The pad is tied through thermal vias to the 1 oz. ground plane. Figure 26 shows the side view of the operating environment used in the computer model.






Figure 25. Thermal Resistance vs Copper Heatsink Area




Figure 26.

From the data in Figure 25 and rearranging Equation 4, the maximum power dissipation for a different ground plane area and a specific ambient temperature can be computed (see Figure 27).






Figure 27. Maximum Power Dissipation vs Copper Heatsink Area



#### **APPLICATION INFORMATION**

#### Programming the TPS75801 Adjustable LDO Regulator

The output voltage of the TPS75801 adjustable regulator is programmed using an external resistor divider as shown in Figure 28. The output voltage is calculated using:

$$V_{O} = V_{ref} \times \left(1 / \frac{R1}{R2}\right)$$


Where:

$$V_{ref} = 1.224 \text{ V}$$
 typ (the internal reference voltage)

(9)

Resistors R1 and R2 should be chosen for approximately 40- $\mu$ A divider current. Lower value resistors can be used but offer no inherent advantage and waste more power. Higher values should be avoided as leakage currents at FB increase the output voltage error. The recommended design procedure is to choose R2 = 30.1 k $\Omega$  to set the divider current at 40  $\mu$ A and then calculate R1 using:

R1 
$$\left(\frac{V_O}{V_{ref}}/1\right) \times R2$$
 (10)



# OUTPUT VOLTAGE PROGRAMMING GUIDE

OUTPUT	_		
VOLTAGE	R1	R2	UNIT
2.5 V	31.6	30.1	kΩ
3.3 V	51	30.1	kΩ
3.6 V	58.3	30.1	kΩ

Figure 28. TPS75801 Adjustable LDO Regulator Programming

#### **Regulator Protection**

The TPS758xx PMOS-pass transistor has a built-in back diode that conducts reverse currents when the input voltage drops below the output voltage (e.g., during power down). Current is conducted from the output to the input and is not internally limited. When extended reverse voltage is anticipated, external limiting may be appropriate.

The TPS758xx also features internal current limiting and thermal protection. During normal operation, the TPS758xx limits output current to approximately 10 A. When current limiting engages, the output voltage scales back linearly until the overcurrent condition ends. While current limiting is designed to prevent gross device failure, care should be taken not to exceed the power dissipation ratings of the package. If the temperature of the device exceeds 150°C (typ), thermal-protection circuitry shuts it down. Once the device has cooled below 130°C (typ), regulator operation resumes.

#### Input Capacitor

For a typical application, a ceramic input bypass capacitor (0.22  $\mu F$  - 1  $\mu F$ ) is recommended to ensure device stability. This capacitor should be as close as possible to the input pin. Due to the impedance of the input supply, large transient currents will cause the input voltage to droop. If this droop causes the input voltage to drop below the UVLO threshold, the device will turn off. Therefore, it is recommended that a larger capacitor be placed in parallel with the ceramic bypass capacitor at the regulator's input. The size of this capacitor depends on the output current, response time of the main power supply, and the main power supply's distance to the regulator. At a minimum, the capacitor should be sized to ensure that the input voltage does not drop below the minimum UVLO threshold voltage during normal operating conditions.



# **APPLICATION INFORMATION (continued)**

### **Output Capacitor**

As with most LDO regulators, the TPS758xx requires an output capacitor connected between OUT and GND to stabilize the internal control loop. The minimum recommended capacitance value is 47  $\mu$ F with an ESR (equivalent series resistance) of at least 200 m $\Omega$ . As shown in Figure 29, most capacitor and ESR combinations with a product of 47e-6 x 0.2 = 9.4e-6 or larger will be stable, provided the capacitor value is at least 47  $\mu$ F. Solid tantalum electrolytic and aluminum electrolytic capacitors are all suitable, provided they meet the requirements described in this section. Larger capacitors provide a wider range of stability and better load transient response.

This information along with the ESR graphs, Figure 19, Figure 20, and Figure 29, is included to assist in selection of suitable capacitance for the user's application. When necessary to achieve low height requirements along with high output current and/or high load capacitance, several higher ESR capacitors can be used in parallel to meet these guidelines.




Figure 29. Output Capacitance vs Equivalent Series Resistance







#### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
TPS75801KC	ACTIVE	TO-220	KC	5	50	None	CU SN	Level-NA-NA-NA
TPS75801KTT	OBSOLETE	DDPAK/ TO-263	KTT	5		None	Call TI	Call TI
TPS75801KTTR	ACTIVE	DDPAK/ TO-263	KTT	5	500	None	CU SN	Level-2-220C-1 YEAR
TPS75801KTTT	ACTIVE	DDPAK/ TO-263	KTT	5	50	None	CU SN	Level-2-220C-1 YEAR
TPS75815KC	ACTIVE	TO-220	KC	5	1000	None	CU SN	Level-NA-NA-NA
TPS75815KTT	OBSOLETE	DDPAK/ TO-263	KTT	5		None	Call TI	Call TI
TPS75815KTTR	ACTIVE	DDPAK/ TO-263	KTT	5	500	None	CU SN	Level-2-220C-1 YEAR
TPS75815KTTT	ACTIVE	DDPAK/ TO-263	KTT	5	50	None	CU SN	Level-2-220C-1 YEAR
TPS75818KC	ACTIVE	TO-220	KC	5	1000	None	CU SN	Level-NA-NA-NA
TPS75818KTT	OBSOLETE	DDPAK/ TO-263	KTT	5		None	Call TI	Call TI
TPS75818KTTR	ACTIVE	DDPAK/ TO-263	KTT	5	500	None	CU SN	Level-2-220C-1 YEAR
TPS75818KTTT	ACTIVE	DDPAK/ TO-263	KTT	5	50	None	CU SN	Level-2-220C-1 YEAR
TPS75825KC	ACTIVE	TO-220	KC	5	1000	None	CU SN	Level-NA-NA-NA
TPS75825KTT	OBSOLETE	DDPAK/ TO-263	KTT	5		None	Call TI	Call TI
TPS75825KTTR	ACTIVE	DDPAK/ TO-263	KTT	5	500	None	CU SN	Level-2-220C-1 YEAR
TPS75825KTTT	ACTIVE	DDPAK/ TO-263	KTT	5	50	None	CU SN	Level-2-220C-1 YEAR
TPS75833KC	ACTIVE	TO-220	KC	5	50	None	CU SN	Level-NA-NA-NA
TPS75833KTT	OBSOLETE	DDPAK/ TO-263	KTT	5		None	Call TI	Call TI
TPS75833KTTR	ACTIVE	DDPAK/ TO-263	KTT	5	500	None	CU SN	Level-2-220C-1 YEAR
TPS75833KTTT	ACTIVE	DDPAK/ TO-263	KTT	5	50	None	CU SN	Level-2-220C-1 YEAR

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

None: Not yet available Lead (Pb-Free).

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean "Pb-Free" and in addition, uses package materials that do not contain halogens,

<sup>(2)</sup> Eco Plan - May not be currently available - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.



#### PACKAGE OPTION ADDENDUM

9-Dec-2004

including bromine (Br) or antimony (Sb) above 0.1% of total product weight.


(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDECindustry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# KTT (R-PSFM-G5)

# PLASTIC FLANGE-MOUNT PACKAGE




- NOTES:
- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Dimensions do not include mold protrusions, not to exceed 0.006 (0,15).
- Falls within JEDEC TO—263 variation BA, except minimum lead thickness, maximum seating height, and minimum body length.



# KC (R-PSFM-T5)

#### PLASTIC FLANGE-MOUNT



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Lead dimensions are not controlled within this area.
- D. All lead dimensions apply before solder dip.
- E. The center lead is in electrical contact with the mounting tab.

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2004, Texas Instruments Incorporated