

HAT3004R

Silicon N and P Channel Power MOS FET

Application

High speed power switching

Features

- Low on-resistance
- Capable of 4V gate drive
- Low drive current
- High density mounting

Ordering Information

Hitachi Code	FP-8DA
EIAJ Code	—
JEDEC Code	MS-012AA




Table 1 Absolute Maximum Ratings (Ta = 25°C)

Item	Symbol	Ratings		
		Nch	Pch	Unit
Drain to source voltage	V _{DSS}	30	-30	V
Gate to source voltage	V _{GSS}	±20	±20	V
Drain current	I _D	3.5	-2.5	A
Drain peak current	I _{D(pulse)} *	14	-10	A
Channel dissipation	Pch***	2.0		W
Channel dissipation	Pch**	1.3		W
Channel temperature	T _{ch}	150		°C
Storage temperature	T _{stg}		-55 to +150	°C

* PW ≤ 10 µs, duty cycle ≤ 1 %

** 1 Drive operation : *** 2 Drive operation When using surface mounted on FR4 board

HAT3004R (N channel)

Table 2 Electrical Characteristics N Channel (Ta = 25°C)


Item	Symbol	Min	Typ	Max	Unit	Test conditions
Drain to source breakdown voltage	V _{(BR)DSS}	30	—	—	V	I _D = 10 mA, V _{GS} = 0
Gate to source breakdown voltage	V _{(BR)GSS}	±20	—	—	V	I _G = ±100 µA, V _{DS} = 0
Gate to source leak current	I _{GSS}	—	—	±10	µA	V _{GS} = ±16 V, V _{DS} = 0
Zero gate voltage drain current	I _{DSS}	—	—	10	µA	V _{DS} = 30 V, V _{GS} = 0
Gate to source cutoff voltage	V _{GS(off)}	1.0	—	2.0	V	V _{DS} = 10 V, I _D = 1 mA
Static drain to source on state resistance	R _{DS(on)}	—	(0.08)	0.1	Ω	I _D = 2 A V _{GS} = 10V *
		—	(0.11)	0.15	Ω	I _D = 2 A V _{GS} = 4V *
Forward transfer admittance	y _{fs}	(2.0)	(3.0)	—	S	I _D = 2 A V _{DS} = 10 V *
Input capacitance	C _{iss}	—	(180)	—	pF	V _{DS} = 10 V
Output capacitance	C _{oss}	—	(110)	—	pF	V _{GS} = 0
Reverse transfer capacitance	C _{rss}	—	(45)	—	pF	f = 1 MHz
Turn-on delay time	t _{d(on)}	—	(10)	—	ns	V _{GS} = 4 V, I _D = 2 A
Rise time	t _r	—	(60)	—	ns	V _{DD} = 10 V
Turn-off delay time	t _{d(off)}	—	(25)	—	ns	
Fall time	t _f	—	(20)	—	ns	
Body-drain diode forward voltage	V _{DF}	—	(0.8)	—	V	I _F = 3.5A, V _{GS} = 0
Body-drain diode reverse recovery time	t _{rr}	—	(50)	—	ns	I _F = 3.5A, V _{GS} = 0 diF / dt = 20 A / µs

* Pulse Test

Table 2 Electrical Characteristics P Channel (Ta = 25°C)

Item	Symbol	Min	Typ	Max	Unit	Test conditions
Drain to source breakdown voltage	V _{(BR)DSS}	-30	—	—	V	I _D = -10 mA, V _{GS} = 0
Gate to source breakdown voltage	V _{(BR)GSS}	±20	—	—	V	I _G = ±100 µA, V _{DS} = 0
Gate to source leak current	I _{GSS}	—	—	±10	µA	V _{GS} = ±16 V, V _{DS} = 0
Zero gate voltage drain current	I _{DSS}	—	—	-10	µA	V _{DS} = -30 V, V _{GS} = 0
Gate to source cutoff voltage	V _{GS(off)}	-1.0	—	-2.0	V	V _{DS} = -10 V, I _D = -1 mA
Static drain to source on state resistance	R _{DS(on)}	—	(0.13)	0.25	Ω	I _D = -1 A V _{GS} = -10 V *
		—	(0.2)	0.4	Ω	I _D = -1 A V _{GS} = -4 V *
Forward transfer admittance	y _{fs}	(2.0)	(3.0)	—	S	I _D = -1 A V _{DS} = -10 V *
Input capacitance	C _{iss}	—	(250)	—	pF	V _{DS} = -10 V
Output capacitance	C _{oss}	—	(150)	—	pF	V _{GS} = 0
Reverse transfer capacitance	C _{rss}	—	(60)	—	pF	f = 1 MHz
Turn-on delay time	t _{d(on)}	—	(10)	—	ns	V _{GS} = -4 V, I _D = -1 A
Rise time	t _r	—	(60)	—	ns	V _{DD} = -10 V
Turn-off delay time	t _{d(off)}	—	(20)	—	ns	
Fall time	t _f	—	(25)	—	ns	
Body-drain diode forward voltage	V _{DF}	—	(-0.8)	—	V	I _F = -2.5A, V _{GS} = 0
Body-drain diode reverse recovery time	t _{rr}	—	(50)	—	ns	I _F = -2.5A, V _{GS} = 0 diF / dt = 20 A / µs

* Pulse Test



Package Dimensions

Unit : mm

