

No. 5485

## LC665304A, 665306A, 665308A, 665312A, 665316A

# Four-Bit Single-Chip Microcontrollers with 4, 6, 8, 12, and 16 KB of On-Chip ROM

## **Preliminary**

#### **Overview**

The LC665304A, LC665306A, LC665308A, LC665312A, and LC665316A are 4-bit CMOS microcontrollers that integrate on a single chip all the functions required in a system controller, including ROM, RAM, I/O ports, a serial interface, 16-value comparator inputs, timers, interrupt functions, and an optional sub-oscillator circuit. These microcontrollers are available in a 48-pin package.

#### **Features and Functions**

- On-chip ROM capacity of 4, 6, 8, 12, and 16 kilobytes, and an on-chip RAM capacity of 512 × 4 bits.
- Fully supports the LC66000 Series common instruction set (128 instructions).
- I/O ports: 42 pins
- A sub-oscillator circuit can be used (option)
   This circuit allows power dissipation to be reduced by operating at lower speeds.
- 8-bit serial interface: two circuits (can be connected in cascade to form a 16-bit interface)
- Instruction cycle time: 0.95 to 10 µs (at 3 to 5.5 V)
- Powerful timer functions and prescalers
  - Time limit timer, event counter, pulse width measurement, and square wave output using a 12-bit timer.
  - Time limit timer, event counter, PWM output, and square wave output using an 8-bit timer.
  - Time base function using a 12-bit prescaler.
- Powerful interrupt system with 8 interrupt factors and 8 interrupt vector locations.
  - External interrupts: 3 factors/3 vector locations
  - Internal interrupts: 5 factors/5 vector locations
- Flexible I/O functions


  16-value comparator inputs, 20-mA drive outputs, inverter circuits, pull up and open-drain circuits selectable as options.
- Optional runaway detection function (watchdog timer)
- 8-bit I/O functions
- Power saving functions using halt and hold modes.
- Packages: DIP48S, QIP48E (QFP48E)

• Evaluation LSIs: LC66599 (evaluation chip) + EVA800/850-TB662YXX2 LC66E5316(on-chip EPROM microcontroller)

# Package Dimensions


unit: mm

#### 3149-DIP48S




unit: mm

#### 3156-QFP48E




# **Series Organization**

Type No.	No. of pins	ROM capacity	RAM capacity	Package		Features
LC66304A/306A/308A	42	4 K/6 K/8 KB	512 W	DIP42S QFP48	8E	
LC66404A/406A/408A	42	4 K/6 K/8 KB	512 W	DIP42S QFP48	8E	Normal versions
LC66506B/508B/512B/516B	64	6 K/8 K/12 K/16 KB	512 W	DIP64S QFP64	4A	4.0 to 6.0 V/0.92 μs
LC66354A/356A/358A	42	4 K/6 K/8 KB	512 W	DIP42S QFP48	8E	
LC66354S/356S/358S	42	4 K/6 K/8 KB	512 W	QFP44	4M	Low-voltage versions 2.2 to 5.5 V/3.92 µs
LC66556A/558A/562A/566A	64	6 K/8 K/12 K/16 KB	512 W	DIP64S QFP64	4E	2.210.5.5 V/3.92 µs
LC66354B/356B/358B	42	4 K/6 K/8 KB	512 W	DIP42S QFP48	8E ,	Low-voltage high-speed versions
LC66556B/558B/562B/566B	64	6 K/8 K/12 K/16 KB	512 W	DIP64S QFP64	4E 🦨	/3.0 to 5.5 V/0.92 µs
LC66354C/356C/358C	42	4 K/6 K/8 KB	512 W	DIP42S QFP48	8E 🎣	2.5 to 5.5 V/0.92 µs
LC662104A/06A/08A	30	4 K/6 K/8 KB	384 W	DIP30SD MFP30	0 <b>\$</b>	25. 305.2
LC662304A/06A/08A/12A/16A	42	4 K/6 K/8 K/12 K/16 KB	512 W	DIP42S QFP46	8Ę/	On chip DTMF generator versions 3.0 to \$.5 V/0.95 µs
LC662508A/12A/16A	64	8 K/12 K/16 KB	512 W	DIP64S QFP64	4É ∜	ν.ο το
LC665304A/06A/08A/12A/16A	48	4 K/6 K/8 K/12 K/16 KB	512 W	DIP48S OFP48	8E	Dual oscillator support 30 to 5.5 V/0.95 µs
LC66E308	42	EPROM 8 KB	512 W	DIC42S QFC48 with window with with	9999001	2///
LC66P308	42	OTPROM 8 KB	512 W	DIP42\$ QFP48	8E	
LC66E408	42	EPROM 8 KB	512 W	DIC42S QFC44 with window with wi	20000000000000000000000000000000000000	Window and OTP evaluation versions 4.5 to 5.5 V/0.92 μs
LC66P408	42	OTPROM 8 KB	512 W	DIP42S QFP48	8 <b>6</b> /	4.5 (θ 5.5 V/0.92 μs
LC66E516	64	EPROM 16 KB	512 W	DIC64S QFC64 with window with wi	4 indow	
LC66P516	64	OTPROM 16 KB	512 W	DIP64S QFP64	4E / /	
LC66E2108*	30	EPROM 8 KB	384 W		11	
LC66E2316	42	EPROM 16 KB	512 W	DIC42S QFC48 with window with wi	32	Window evaluation versions
LC66E2516	64	EPROM 16 KB	512 W	DIC64S QFC64 with window with wi		4.5 to 5.5 V/0.92 μs
LC66E5316	52/48	EPROM 16 KB	512 W	DIC52S QFC48 with window with wi	-	
LC66P2108*	30	OTPRØM 8 KB	384 W	DIP30\$D MFP30	0S	
LC66P2316*	42	OTPRØM 16 KB	512 W	DIP42S QFP48	8E	OTP
LC66P2516	64	OTPROM 16 KB	512 W	DJP64S QFP64	4E	4.0 to 5.5 V/0.95 μs
LC66P5316	48	OTPROM 16 KB	512 W	DIP48S QFP48	8E	




## **Pin Assignments**



We recommend the use of reflow soldering techniques to solder-mount QFP packages.

Please consult with your Sanyo representative for details on process conditions if the package itself is to be directly immersed in a dip-soldering bath (dip-soldering techniques).

#### **System Block Diagram**



#### Differences between the LC6653XX Series and the LC663XX Series

	- F &	2000	
Item	LC6630X Series (Including the LC66599 evaluation chip)	LC6635XB Series	LC6653XX Series
System differences  • Hardware wait time (number of cycles) when hold mode is cleared	65536 cycles About 64 ms at 4 MHz (Tcyc = 1 .us)	16384 cycles About 16 ms at 4.MHz (Tcyc = 1 µs)	16384 cycles About 16 ms at 4 MHz (Tcyc = 1 μs)
Value of timer 0 after a reset (Including the value after hold mode is cleared)	Set to FF0.	Set to FEC	Set to FFC.
Inverter array	None (Tools are handled with external devices.)	None	Yes
Buffer array (data shaper circuit)	None (Fools are handled with external devices.)	None	Yes
Sub-oscillator	None	None	Yes (option)
Three-value inputs/comparator inputs	Yes	Yes	Only a 16-value comparator
Three-state output from P31 and P32	None	None	Yes
Using P0 to clear halt mode,	lin 4-bit groups	In 4-bit groups	Can be specified for each bit.
External extended interrupts	None to INT3, INT4, and INT5. (Tools are handled with external devises.)	None for INT3, INT4, and INT5.	None for INT3, INT4, and INT5.
Other P53 functions	Shared with INT2 Tools are handled with external devices	Shared with INT2	Shared with INT2 (The logic is inverted.)
Differences in main characteristics  • Operating power-supply voltage and operating speed (cycle time)	• L 066304A/306A/308A 4.0 to 6.0 V/0.92 t 10 μs • L 066E308/P308 4.5 to 5.5 V/0.92 to 10 μs	• 3.0 to 5.5 V/0.92 to 10 µs • LC6635XA 2.2 to 5.5 V/3.92 to 10 µs 3.0 to 5.5 V/1.96 to 10 µs	• 3.0 to 5.5 V/0.95 to 10 µs (When the main oscillator is operating) • 3.0 to 5.5 V/25 to 127 µs (When the sub-oscillator is operating)
Pull-up resistors	P0, P1, P4, and P5: about 3 to 10 k	P0, P1, P4, and P5: about 3 to 10 k	P0, P1, P4, and P5: about 100 k
Port voltage handling	P2 to P6 and PC: 15-V handling P0, P1, PD, PE: Normal voltage handling	P2 to P6 and PC: 15-V handling P0, P1, PD, PE: Normal voltage handling	All ports: normal voltage handling (7-V handling provided)

For other differences and details, see the data sheets for the individual products.

## **Pin Function Overview**

Pin	I/O	Overview	Output driver type	Options	State after a reset	Standby mode operation
P00 P01 P02 P03	I/O	I/O ports P00 to P03 Input or output in 4-bit or 1-bit units P00 to P03 support the halt mode control function (This function can be specified in bit units.)	Pch: Pull-up MOS type     Nch: Intermediate sink current type	Pull-up MOS or Nch OD output     Output level on reset	High or low (option)	Hold mode: Output off  Halt mode: Output retained
P10 P11 P12 P13	I/O	I/O ports P10 to P13 Input or output in 4-bit or 1-bit units	Pch: Pull-up MOS type     Nch: Intermediate sink current type	Pull-up MOS or Nch OD output     Output level on reset	High or low (option)	Hold mode: Output off Halt mode: Output retained
P20/SI0 P21/SO0 P22/SCK0 P23/INT0	I/O	I/O ports P20 to P23 Input or output in 4-bit or 1-bit units P20 is also used as the serial input SI0 pin. P21 is also used as the serial output SO0 pin. P22 is also used as the serial clock SCK0 pin. P33 is also used as the INT0 interrupt request pin, and also as the timer 0 event counting and pulse width measurement input.	Pch: CMOS type Nch: Intermediate sink current type Nch: +7-V handling when OD option selected  Pch: CMOS type Type Type Type Type Type Type Type T	CMOS or Non OD output	And the state of t	Hold mode: Output off Halt mode: Output retained
P30/INT1 P31/POUT0 P32/POUT1	I/O	I/O ports P30 to P32 Input or output in 3-bit or 1-bit units P30 is also used as the INT1 interrupt request. P31 is also used for the square wave output from timer 0. P32 is also used for the square wave and PWM output from timer 1. P31 and P32 also support 3-state outputs.	Pch: CMQS type Nch: Intermediate sink current type Nch: +7-V handling when OD option selected	CMOS or Nch OD output	Н	Hold mode: Output off  Halt mode: Output retained
P33/HOLD	I and the state of	Hold mode control input  Hold mode is set up by the HOLD instruction when HOLD is low.  In hold mode, the CPU is restarted by setting HOLD to the high level.  This pin can be used as input port P33 along with P30 to P32.  When the P33/HOLD pin is at the low level, the CPU will not be reset by a low-level on the RES pin Therefore, applications must not set P33/HOLD low when power is first applied.				
P40/INV01 P414NV0Q P42/INV11 P43/INV10	1/0	Very ports P40 to P43  Input or output in 4-bit or 1-bit units  Input or output in 8-bit units when used in conjunction with P50 to P53.  Can be used for output of 8-bit ROM data when used in conjunction with P50 to P53.  Dedicated inverter circuit (option)	Pch: Pull-up MOS type CMOS type when the inverter circuit option is selected Nch: Intermediate sink current type	Pull-up MOS or Nch OD output Output level on reset Inverter circuit	High or low or inverter I/O (option)	Hold mode: Port output off, inverter output off  Halt mode: Port output retained, inverter output continues

Pin	I/O	Overview	Output driver type	Options	State after a reset	Standby mode operation
P50 P51 P52 P53/INT2	I/O	I/O ports P50 to P53 Input or output in 4-bit or 1-bit units Input or output in 8-bit units when used in conjunction with P40 to P43. Can be used for output of 8-bit ROM data when used in conjunction with P40 to P43. P53 is also used as the INT2 interrupt request.	Pch: Pull-up MOS type Nch: Intermediate sink current type	Pull-up MOS or Nch OD output Output level on reset  Pull-up MOS or Nch OD output Output level on the nch OD output level on the	High or low (option)	Hold mode: Output off  Halt mode: Output retained
P60/SI1 P61/SO1 P62/SCK1 P63/PIN1	I/O	I/O ports P60 to P63 Input or output in 4-bit or 1-bit units P60 is also used as the serial input SI1 pin. P61 is also used as the serial output SO1 pin. P62 is also used as the serial clock SCK1 pin. P63 is also used for the event count input to timer 1.	Pch: MOS type Nch: Intermediate sink current type Nch: +7-V handling when OD option selected (P61 and P63 only)  Only	EMOS or Non-OID output	н	Hold mode: Output off  Halt mode: Output retained
P80/DS0 P81/DS1 P82 P83	0	Dedicated output ports P80 to P83  Output in 4-bit or 1-bit units  The contents of the output latch are input using input instructions.  P80 is a buffer input or a zero-cross buffer input and P81 is a buffer input (options).	Pch:/CMOS type     Nch: Intermediate sink eurrent type	CMOS or Pen OD output Output level at reset Buffer circuit Zero-cross detector buffer circuit	High or low Buffered I/O (option)	Hold mode: Port output off, buffer output off  Halt mode: Port output retained, buffer output continues with the buffer resistor off.
PC0 PC1 PC2/INV2I PC3/INV2O	I/O	I/O ports PC0 to PC3  • Output in 4-bit of 1-bit units, • Dedicated inverter circuits (option)	Pch: CMOS/type Nch: Intermediate sink current type	CMOS or Nch OD output     Inverter circuit	Н	Hold mode: Port output off, inverter output off  Halt mode: Port output retained, inverter output continues.
PD0/AN1/ INV3I PD1/AN2/ INV3O PD2/AN3 INV4I PD3/AN4/ INV4O	Market Market	Dedicated input ports PD0 to PD3  Can be switched in software to function as 16-value analog inputs.  Dedicated inverter circuits (option)	Inverter circuits can be selected as options.     Pch: CMOS type     Nch: Intermediate sink current type	Inverter circuit	Normal input or inverter I/O (option)	Inverter: • Hold mode: Output off • Halt mode: Output continues
PE0/XT1 PE1/XT2		Dedicated input ports and sub-oscillator connections		Sub-oscillator/port PE selection	Selected as an option	Sub- oscillator: Hold mode: Oscillator stopped  Halt mode: Oscillator operates

Pin	I/O	Overview	Output driver type	Options	State after a reset	Standby mode operation
OSC1	1	System clock oscillator connections  When an external clock is used, leave		Ceramic oscillator or external clock	Selected as	Hold mode: Oscillator stopped
OSC2	0	OSC2 open and connect the clock signal to OSC1.		selection	an option	Halt mode: Oscillator operates
RES	I	System reset input When the P33/HOLD pin is at the high level, a low level input to the RES pin will initialize the CPU.				
TEST	ı	CPU test pin This pin must be connected to V <sub>SS</sub> during normal operation.				
V <sub>DD</sub> V <sub>SS</sub>		Power supply pins			of the state of th	

Note: Pull-up MOS type: The output circuit includes a MOS transistor that pulls the pin up to  $\sqrt{DD}$ . CMOS output: Complementary output.
OD output: Open-drain output.

#### **User Options**

1. Port 0, 1, 4, 5, and 8 output level at reset option

The output levels at reset for I/O ports 0, 1, 4, 5, and 8, in independent 4-bit groups, can be selected from the following two options.

Option	Conditions and notes
Output high at reset	The four bits of ports 0, 1, 4, 5, or 8 are set in a group
2. Output low at reset	The four bits of ports 0, 1, 4, 5, or 8 are set in a group

# 2. Oscillator circuit options

• Main clock

Option	Circuit	Conditions and notes
External clock	OSCI OSCI	The input has Schmitt characteristics
2. Ceramic oscillator	C1 OSC1 Cetamic oscillator  OSC2 OSC2	

Note: There is no RC oscillator option.

Option .	Circuit	Conditions and notes
1. Ports RE0 and PE1	DSB	
1. Ports RE0 and PE1	Input data	
2 Sub-oscillator (crystal oscillator)	C1 XT1  Crystal oscillator   C2 XT2	

- 3. Watchdog timer option
  - A runaway detection function (watchdog timer) can be selected as an option.
- 4. Port output type options
  - The output type of each bit (pin) in ports P0, P1, P2, P3 (except for the P33/HOLD pin), P4, P5, P6, and PC can be selected individually from the following two options.


Option	Circuit	Conditions and notes
1. Open-drain output	Output data  DSB	The port P2, P3, P5, and P6 inputs have Schmitt characteristics.
Output with built-in pull-up resistor	Output data	The port P2, P3, P5, and P6 inputs have Schmitt characteristics.  The CMOS outputs (ports P2, P3, P6, and PC) and the putt-up MOS outputs (P0, P1, P4, and P5) are distriguished by the drive capacity of the p-channel transistor.

• One of the following two options can be selected for P8, in bit units

Option	Circuit Conditions and notes
1. Open-drain output	Output data
Output with built-in pull-down resistor (CMOS output)	Output data

#### 5. Inverter array circuit option

One of the following options can be selected for each of the following port sets: P40/P41, P42/P43, PC2/PC3, PD0/PD1, and PD2/PD3. (PDs do not use option 1 because they are dedicated to inputs)



## 6. Buffer array circuit option

In addition to normal port output, one of the following two options may also be selected for P80 and P81.

2. Buffer input (P80) and buffer output (P81) circuits  P80  Output data  Output data  Also note that the open-drain port output type option and the ligh level at reset option must b selected. The DSB signal.  Also note that the open-drain port output type option and the ligh level at reset option must b selected.  If this option is selected, the I/O circuit is disable by the DSB signal.  Also note that the open-drain port output type option and the high level at reset option must b selected.	Option	Circuit	Conditions and notes
2. Buffer input (P80) and buffer output (P81) circuits  P80  Output data low  Output data low  Output data  Output data  Output (P80) and buffer output (P81) circuits  Output (P80) and buffer output (P81) circuits  Output data  Output data  Output data  Output data  If this option is selected, the I/O circuit is disable by the DSB signal.  Also note that the open-drain port output type option and the kigh level at reset option must b selected.  If this option is selected, the I/O circuit is disable by the DSB signal.  Also note that the open-drain port output type option and the kigh level at reset option must b selected.		Output data	When the open-drain output type is selected
2. Buffer input (P80) and buffer output (P81) circuits  Buffer input (P80) and buffer output (P81) circuits with buffer output (P81) circuits	1. Normal port output		When the built-in pull-down resistor output type is selected (CMOS output)
3. Buffer input (P80) and buffer output (P81) circuits with built-in zero-cross detection circuits  Before input (P80) and buffer output (P81) circuits with built-in zero-cross detection circuits  Before input (P80) and buffer output (P81) circuits disable by the DSB signal. Also note that the open-drain port output type option and the high level at reset option must be selected.		P80 Output data	Also note that the open-drain port output type option and the high level at reset option must be
P81 DSB low	buffer output (P81) circuits with built-in zero-cross	P80 Output data	Also note that the open-drain port output type option and the high level at reset option must be

# LC665316 Series Option Data Area and Definitions

ROM area	Bit		Option specified	Option/data relationship
	7	P5	Output level at reset	0 = high level, 1 = low level
	6	P4		
	5		ator option	0 = port PE, 1 = crystal oscillator
3FF0H	4	Oscillator	option	0 = external clock, 1 = ceramic oscillator
0.1011	3	P8		
	2	P1	Output level at reset	0 = low level, 1 = high level
	1	P0		
	0		timer option	0 = none, 1 = yes (present)
	7	P13		
	6	P12	Output type	0 = OD, 1 = BU
	5	P11		
3FF1H	4	P10		
	3	P03		
	2	P02	Output type	0 ≠ QD, 1 = PU
	1	P01		
	0	P00	<u> </u>	
	7	Unused		This bit must be set to 0.
	6	P32	//	
	5	P31	Output type	0 # OB; 1 = PU
3FF2H	4	P30	A STATE SAN	
	3	P23	p <sup>d</sup> p <sup>d</sup>	
	2	P22 P21	Output type	0 = OD, 1 = PU
	7	P20 P53		
	6	P52		gath at the second of the seco
	5	P51	Output type	0 = 0 D 1 = PU
	4	P50		
3FF3H	3	P43		
	2	P42		<i>*</i>
	1	P41	Output type	0 = OD, 1 = PU
	0	P40		
	7			
	6	İ		
	5	Unused		This bit must be set to 0.
05544	4			
3FF4H	3	P63	42232 17	
	2	P62	Quiput type	0 = OD, 1 = PU
	1	₽61		0 - 0 5, 1 - 1 0
	0	/ P60	<u> </u>	
	7,50			
	6/	Unused	- <b>%</b> - 77	This bit must be set to 0.
	<i>f</i> /5			
3FF5H	4	489.450	<u> </u>	
garden garden	3 💮	P83		
	2	P82	Output type	0 = OD, 1 = PD
14	1	P81		
The state of the s	- 0	P80	/	
Vita Paragraphic	7		*	
	5	Unvised		This bit must be set to 0.
		See As		
3FF6H	3	186		
	2	-		
	1	Unused		This bit must be set to 0.
	0	-		
		L		

Continued from preceding page.

ROM area	Bit		Option specified	Option/data relationship			
. Com alea	7		орион эрошной	Option/data relationship			
	6						
	5	Unused		This bit must be set to 0.			
	4	-		<i>**</i>			
3FF7H		DCa					
	3 2	PC3					
		PC2	Output type	0 = OD, 1 = PU			
	1	PC1					
	7	PC0		This hit must be set to 1			
	6	Unused Buffer out	out	This bit must be set to 1.  0 = used, 1 = none			
			·	0 = used, 1 = none 0 = used, 1 = none			
	5 4		put with zero-cross bias input	U - useu, I = IIIIIIE			
3FF8H	3	PD3 PD1					
	2		Invertor output	O = involtor output to - exect			
		PC3	Inverter output	0 = inverter output; 1 = none			
	0	P43 P41					
	7	P41	L				
	6	-	politic de la companya del companya de la companya del companya de la companya de				
	5	Unused	And the second s	This bit must be set to 0.			
	4	-					
3FF9H	3		- And Andrews -				
	2		port port				
	1	Unused		This bit must be set to 0.			
	0		II man				
	7						
	6			and the second s			
	5	Unused		This bit must be set to 0.			
	4			and the second s			
3FFAH	3			<i>//</i>			
	2			jë.			
	1	Unused		This bit must be set to 0.			
	0						
	7						
	6	l					
	5	Unused		This bit must be set to 0.			
	4	, in					
3FFBH	3	f j					
	2	and the state of t		T. 12			
	1	Unused		This bit must be set to 0.			
	0		<b>%</b> //				
	7,	456					
	<b>16</b> /	المراجعة المال		This hit must be set to 0			
	<i>j</i> \$	Unused		This bit must be set to 0.			
3FFCH	4	1904 V 250 A 311					
SFFUH AND	3 🚕	93.5	7/				
	2	tieussa.		This bit must be set to 0.			
	\1°	Unused	er e	This bit hiust be set to 0.			
A Company of the Comp	<b>10</b>		<i>I_f</i>				
The state of the s	7		<i>*</i>				
1000	6	and the second					
	<b>5</b> 5	The state of the s					
3FFDH	4	Dacaria	Must be set to predefined data values.	This data is generated by the assembler.			
SFFUH	3	reserved.	i viusi ne sei io predellined data values.	If the assembler is not used, set this data to '00'.			
	2						
	1						
	0						

ROM area	Bit	Option specified	Option/data relationship				
	7						
	6						
	5						
3FFEH	4	Descrived Must be set to predefined data values	This data is generated by the assembler.				
SFFER	3	Reserved. Must be set to predefined data values.	If the assembler is not used, set this data to '00'.				
	2						
	1						
	0						
	7						
	6						
	5						
3FFFH	4	Reserved. Must be set to predefined data values.	This data is generated by the assembler.				
эгггп	3	Theserved. Must be set to predefined data values.	If the assembler is not used, set this data to '00'.				
	2						
	1						
	0						

# **Specifications**

#### Absolute Maximum Ratings at $Ta = 25^{\circ}C$ , $V_{SS} = 0$ V

Parameter	Symbol	Conditions	Ratings	Unit	Note
Maximum supply voltage	V <sub>DD</sub> max	V <sub>DD</sub>	-0.3 to +7.0	V	
Input voltage	V <sub>IN</sub> 1	P2, P3 (except for the P33/HOLD pin), P61, and P63	-0.3 to +7.0	V	1
	V <sub>IN</sub> 2	All offher inputs	$-0.3$ to $V_{DD} + 0.3$	V	2
Output voltage	V <sub>OUT</sub> 1	P2, P3 (except for the P33/HOLD pin), P61, and P63	-0.3 to +7.0	V	1
	V <sub>OUT</sub> 2	All other inputs	$-0.3$ to $V_{DD} + 0.3$	V	2
	lon1	P0, P1, P2, P3 (except for the P33/HOLD pin), P4, P5, P6, P8, PC, PD1, PD3	20	mA	3
Output current per pin	⊭l <sub>of</sub> e1	P0, P1, P4, P6	2	mA	4
Output current per pin	I <sub>OP</sub> 2	P2: P3 (except for the P33/HOLD pin), P6:P8, and PC	4	mA	4
	-l <sub>Oé</sub> 3	P41, P43, PC3, PD1, PD3, P81	10	mA	4
á	Σf <sub>ON</sub> 1	P4, P5, P6, P8, PC	75	mA	3
Total pin current	ΣI <sub>QN</sub> 2	P0, P1, P2, P3 (except for the P33/HOLD pin), PD1, PD3	75	mA	3
Total pin current	Σl <sub>OP</sub> 1	P4, P5, P6, P8, PC	25	mA	4
	். Σிறு்2	P0 P1, P2, P3 (except for the P33/HOLD pin), PD1, PD3	25	mA	4
Allowable power dissipation	₽d max	੍ਰਿੰਡ = −30 to +70°C: DIP48S (QFP48E)	600 (430)	mW	5
Operating temperature	Topr	<i>(</i>	-30 to +70	°C	
Storage temperature	Tstg		-55 to +125	°C	

Note: 1. Applies to pins with open-drain output specifications. For pins with other than open-drain output specifications, the ratings in the pin column for that pin apply

- For the oscillator input and output pins, levels up to the free-running oscillation level are allowed.
   Sink current (Applies to P8 and PD when either the CMOS output specifications or the inverter array specifications have been selected.)
- Source current (Applies to all pins except P8 and PD for which the pull-up output specifications, the CMOS output specifications, or the inverter array specifications have been selected. Applies to PD pins for which the inverter array specifications have been selected.) Contact your Sanyo
- representative for the electrical characteristics when the inverter array or buffer array options are specified.
  We recommend the use of reflow-soldering techniques to solder-mount QFP packages. Please consult with your Sanyo representative for details on process conditions if the package itself is to be directly immersed in a dip-soldering bath (dip-soldering spray techniques).

# Allowable Operating Ranges at Ta = -30 to +70 $^{\circ}C,\,V_{SS}$ = 0 V, $V_{DD}$ = 3.0 to 5.5 V, unless otherwise specified.

Parameter	Symbol	Conditions	min	typ	max	Unit	Note
Operating supply voltage	V <sub>DD</sub>	V <sub>DD</sub>	3.0		5.5	V	
Memory retention supply voltage	V <sub>DD</sub> H	V <sub>DD</sub> : During hold mode	1.8		5.5	V	
	V <sub>IH</sub> 1	P2, P3 (except for the P33/HOLD pin), P61, and P63: N-channel output transistor off	0.8 V <sub>DD</sub>	J	+7.0	V	1
Input high-level voltage	V <sub>IH</sub> 2	P33/HOLD, P60, P62, RES, OSC1: N-channel output transistor off	0.8 V <sub>DD</sub>		V <sub>DD</sub>	V	1
	V <sub>IH</sub> 3	P0, P1, P4, P5, PC, PD, PE: N-channel output transistor off	0.8 V <sub>DD</sub>		V <sub>DD</sub>		2
	V <sub>IL</sub> 1	P2, P3 (except for the P33/HOLD pin), P6, RES, and OSC1: N-channel output transistor off	V <sub>SS</sub>		0.2 V <sub>PD</sub>	V	3
Input low-level voltage	V <sub>IL</sub> 2	P0, P1, P4, P5, PC, PD, PE, TEST: N-channel output transistor off	Vss		0.2 V <sub>DD</sub>	V	2
	V <sub>IL</sub> 3	P33/ <del>HOLD</del> : V <sub>DD</sub> = 1.8 to 5.5 V	<i>,</i> ∜ss		0.2 V <sub>DD</sub>	V	
Operating frequency	fop	When the main oscillator is operating	0.4 (10)		4,20. (0.95)	MHz (µs )	
(instruction cycle time)	(Tcyc)	When the sub-oscillator is operating	30 (133)	32.768 (122)	100 (25)	kHz (µs)	
[External clock input conditions]					g g		
Frequency	f <sub>ext</sub>	OSC1: Defined by Figure 1. Input the clock signal to OSC1 and leave OSC2 open.  (External clock input must be selected as the oscillator circuit option.)	0.4		4.20	MHz	
Pulse width	t <sub>extH</sub> , t <sub>extL</sub>	OSC1: Defined by Figure 1. Input the clock signal to OSC1 and leave OSC2 open.  (External clock input must be selected as the oscillator circuit option.)	100			ns	
Rise and fall times	t <sub>extR</sub> , t <sub>extF</sub>	OSC1: Defined by Figure 1. Input the clock signal to OSC1 and leave OSC2 open (External clock input must be selected as the oscillator circuit option.)			30	ns	

- Note: 1. Applies to pins with open-drain specifications. However, V<sub>IH</sub>2 applies to the P33/HOLD pin.

  When ports P2, P3, and P6 have CMOS output specifications they cannot be used as input pins.

  2. PC port pins with CMOS output specifications cannot be used as input pins.

  Contact your Sanyo representative for the allowable operating ranges for P4, PC, and PD when the inverter array is used, and for P8 when the buffer array is used.
  - buffer array is used.

    3. Applies to pins with open-drain specifications. However, V<sub>1,3</sub> applies to the P33/HOLD pin. P2, P3, and P6 port pins with CMOS output specifications cannot be used as input pins.



# Electrical Characteristics at Ta = -30 to +70 °C, $V_{SS} = 0$ V, $V_{DD} = 3.0$ to 5.5 V unless otherwise specified.

Parameter	Symbol	Conditions	min	typ	max	Unit	Note
	I <sub>IH</sub> 1	P2, P3 (except for the P33/ <del>HOLD</del> pin), P61, and P63: V <sub>IN</sub> = +7 V, with the output Nch transistor off			5.0	μА	1
Input high-level current	I <sub>IH</sub> 2	P0, P1, P4, P5, P6, PC, OSC1, $\overline{\text{RES}}$ , and P33/ $\overline{\text{HOLD}}$ (Does not apply to PD, PE, PC2, PC3, P61, and P63.): $V_{\text{IN}} = V_{\text{DD}}$ , with the output Nch transistor off		and the second	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	μA	1
	I <sub>IH</sub> 3	PD, PE, PC2, PC3: $V_{IN} = V_{DD}$ , with the output Nch transistor off			1.0	μA	1
	I <sub>IL</sub> 1	Input ports other than PD, PE, PC2, and PC3: $V_{IN} = V_{SS}$ , with the output Nch transistor off	-1.0			μА	2
Input low-level current	I <sub>IL</sub> 2	PC2, PC3, PD, PE0: $V_{IN} = V_{SS}$ , with the output Nch transistor off	£1,0			μA	2
	I <sub>IL</sub> 4	PE1 (When used as a port; does not apply when the sub-oscillator option is selected.): $V_{\rm IN} = V_{\rm SS}$		20		μA	1
Output high-level voltage	V <sub>OH</sub> 1	P2, P3 (except for the P33/HOLD pin), P6, P8, and PC: I <sub>OH</sub> = -1 mA	V <sub>DD</sub> = 1.0		Je de de la companya della companya de la companya de la companya della companya	V	3
- Carpar ingil foroi remage	•Он•	P2, P3 (except for the P33/HOLD pin), P6, P8, and PC: I <sub>OH</sub> = -0.1 mA	V <sub>DD</sub> - 0.5				
Value of the output pull-up resistor	R <sub>PO</sub>	P0, P1, P4, P5	30	1,00,2	150	k	4
Output low-level voltage	V <sub>OL</sub> 1	P0, P1, P2, P3, P4, P5, P6, P8, and PC (except for the P33/HOLD pin): Poly = 1.6 mA			0.4	V	5
Odiput low level voltage	V <sub>OL</sub> 2	P0, P1, P2, P3, P4, P5, P6, P8, and PC (except for the P33/HOLD pin): I <sub>OL</sub> = 8 mA			1.5	V	
	I <sub>OFF</sub> 1	P2, P3, P61, P63: V <sub>IN</sub> = +7.V	and the state of t		5.0	μA	6
Output off leakage current	I <sub>OFF</sub> 2	Does not apply to P2, P3, P61, P63, and P8.: V <sub>IN</sub> = V <sub>DD</sub>			1.0	μA	6
	I <sub>OFF</sub> 3	P8: V <sub>IN</sub> = V <sub>SS</sub>	<b>//</b> -1.0			μA	7
[Schmitt characteristics]			1				
Hysteresis voltage	$V_{HyS}$		3	0.1 V <sub>DD</sub>		V	
High-level threshold voltage	Vt <sub>H</sub>	P2, P3, P5, P6, OSG1 (EXT), RES	0.5 V <sub>DD</sub>		0.8 V <sub>DD</sub>	V	
Low-level threshold voltage	Vt L		0.2 V <sub>DD</sub>		0.5 V <sub>DD</sub>	V	
[Ceramic oscillator]							
Oscillator frequency	f <sub>CF</sub>	OSC1, OSC2: Figure 2, 4 MHz		4.0		MHz	
Oscillator stabilization time	f <sub>CFS</sub>	Figure 3, 4 MHz			10.0	ms	
[Crystal oscillator]	J. F. St.						
Oscillator frequency	fxT/	XT1, XT2: Figure 2, when the sub-oscillator option is selected, 32 kHz		32.768		kHz	
Oscillator stabilization time	fxts	Figure 3, when the sub-oscillator option is selected, 32 kHz		1.0	5.0	s	
[Serial clock]	p <sup>2</sup>						
Cycle time Input	tae		0.9			μs	
Output	t <sub>CKCY</sub>	COVO COVA With the time of Figure 4	2.0			Тсус	
Low-level and high-level Input	t <sub>CKL</sub>	SCKO, SCK1: With the timing of Figure 4 and the test load of Figure 5.	0.4			μs	
pulse widths Output	t <sub>CKH</sub>		1.0			Тсус	
Rise an fall times / Output	tckr, tckf				0.1	μs	
[Serial input]		<i>J. J.</i>	ı	ı			
Data setup time	t <sub>ICK</sub>	\$10, SI1: With the timing of Figure 4. Stipulated with respect to the rising edge (1) of	0.3			μs	
Data hold time	t <sub>CKI</sub>	SCK0 or SCK1.	0.3			μs	
[Serial output]							
Output delay time	tcко	SO0, SO1: With the timing of Figure 5 and the test load of Figure 5. Stipulated with respect to the falling edge (↓) of SCK0 or SCK1.			0.3	μs	
	•	3 3 ( )	I .	l	1	1	1

Parameter	Symbol	Conditions	min	typ	max	Unit	Note
[Pulse conditions]							
INT0 high and low-level	t <sub>IOH</sub> , t <sub>IOL</sub>	INT0: Figure 6, conditions under which the INT0 interrupt can be accepted, conditions under which the timer 0 event counter or pulse width measurement input can be accepted	2			Тсус	
High and low-level pulse widths for interrupt inputs other than INT0	t <sub>IIH</sub> , t <sub>IIL</sub>	INT1: Figure 6, conditions under which the corresponding interrupt can be accepted	2	A A		Tcyc	
PIN1 high and low-level pulse widths	t <sub>PINH</sub> , t <sub>PINL</sub>	PIN1: Figure 6, conditions under which the timer 1 event counter input can be accepted	2			Тсус	
RES high and low-level pulse widths	t <sub>RSH</sub> , t <sub>RSL</sub>	RES: Figure 6, conditions under which reset can be applied.	3			Tcyc	j
			Jan Jan	8.		de de la companya de	
		V <sub>DD</sub> : 4-MHz ceramic oscillator	A ST	4.0	8.0	mA	
Operating current drain	$I_{DD OP}$	$V_{DD}$ : 4-MHz ceramic oscillator, $V_{DD}$ = 3.0 to 4.0 V	100	3.0	5.0	<i>y</i> 111/2	8
		V <sub>DD</sub> : 4-MHz external clock	1	4,0	8.0	mA	
		V <sub>DD</sub> : 4-MHz ceramic oscillator		2.0	<b>3</b> .5/	mA	
		V <sub>DD</sub> : 4-MHz ceramic oscillator, V <sub>DD</sub> = 3.0 to 4.0 V	1400	<b>1</b> 1.0	<b>2</b> .0	1117 (	
		V <sub>DD</sub> : 4-MHz external clock	100	2.0	<i>*</i> 3.5	mA	
Halt mode current drain	I <sub>DDHALT</sub>	V <sub>DD</sub> : 32 kHz (main oscillator stopped) sub-oscillator: crystal		10	100	μA	
		V <sub>DD</sub> : 32 kHz (main oscillator stopped), sub-oscillator: crystal, V <sub>DD</sub> = 3.0 to 4.0 V				μ	
Hold mode current drain	I <sub>DDHOLD</sub>	V <sub>DD</sub> : V <sub>DD</sub> = 1.8 to 5.5 V		<i>ీ</i> ,0.01	10	μΑ	

- Note: 1. With the output Nch transistor off in shared I/O ports with the open-drain output specifications. These pins cannot be used as input pins if the CMOS output specifications are selected. When the port option is selected for PE
  - 2. With the output Nch transistor off in shared I/O ports with the open-drain output specifications. The rating for the pull-up output specification pins is stipulated in terms of the output pull-up current IPO. These pins cannot be used as input pins if the CMOS output specifications are selected.

    3. With the output Nch transistor off for CMOS output specification pins. Also applies when the Pch open-drain option is selected for P8.)

  - 4. With the output Nch transistor off for pull-up output specification pins.
  - 5. When CMOS output specifications are selected for P8,
  - 6. With the output Nch transistor off for open-drain output specification pins
  - With the output Pch transistor off for open-drain output specification pins.
  - 8. Reset state

#### Comparator Characteristics at Ta = 30 to +70°

Parameter	Symbol /	Conditions	min	typ	max	Unit	Note
Absolute precision	V <sub>CECM</sub> /	AN1 to AN4: V <sub>DD</sub> ⊭ 3.0 to 5.5 V √		±1/2	±1	LSB	1
Threshold voltage	V <sub>TH</sub> CM	V <sub>D®</sub> = 3.0 to 5.5 V	V <sub>SS</sub>		V <sub>DD</sub>	V	
Input voltage	VINCM	AN1 to AN4: V <sub>DD</sub> = 3.0 to 5.5 V	V <sub>SS</sub>		V <sub>DD</sub>	V	
Conversion time	14	V <sub>DD</sub> = 3.0 to 5.5 V			20	ms	
Conversion time	I CCM	V <sub>DD</sub> = 4.0 to 5.5 V.			30	μs	

Note: 1. Does not include the quantization effor





Figure 1 External Clock Input Waveform






Figure 2 Ceramic Oscillator Circuit


Figure 3 Oscillator Stabilization Period

Table 1 Guaranteed Ceramic Oscillator Constants External capacitor type

Exterr	al capacitor type	Built-	in capacitor type
4 MHz	C1 = 33 pF ± 10%	4 MHz	// % % %
(Murata Mfg. Co., Ltd.) CSA4.00MG	C2 = 33 pF ± 10%	(Murata Mfg Co., Ltd)	Rd = 220 ±5%
	Rd = 220 ± 5%	CST4.00MG	
4 MHz	C1 = 33 pF ± 10%	4 MHz	
(Kyocera Corporation) KBR4.0MS	C2 = 33 pF ± 10%	(Kyocera Corporation)	
	Rd = 0	KBR4.0MES	

**Table 2 Guaranteed Crystal Oscillator Constants** 

<sup>t</sup>CKCY






Figure 4 Serial I/O Timing

Figure 5 Timing Load




Figure 6 Input Timing for the INTO, INT1, INT2, PIN1, and RES pins

#### LC66XXXX Series Instruction Table (by function)

#### Abbreviations:

AC: Accumulator
E: E register
CF: Carry flag
ZF: Zero flag

HL: Data pointer DPH, DPL XY: Data pointer DPX, DPY

M: Data memory

M (HL): Data memory pointed to by the DPH, DPL data pointer

M (XY): Data memory pointed to by the DPX, DPY auxiliary data pointer

M2 (HL): Two words of data memory (starting on an even address) pointed to by the DPL data pointer

SP: Stack pointer

M2 (SP): Two words of data memory pointed to by the stack pointer M4 (SP): Four words of data memory pointed to by the stack pointer

in: n bits of immediate datat2: Bit specification

t2 11 10 01

Bit 2 <sup>3</sup> 2 <sup>2</sup> 2	21 20

PCh: Bits 8 to 11 in the PC
PCm: Bits 4 to 7 in the PC
PCl: Bits 0 to 3 in the PC
Fn: User flag, n = 0 to 15

TIMER0: Timer 0
TIMER1: Timer 1
SIO: Serial register

P: Port

P (i4): Port indicated by 4 bits of immediate data

INT: Interrupt enable flag

( ), [ ]: Indicates the contents of a location

←: Transfer direction, result.

∀: Exclusive or
∧: Logical and
∨: Logical or
+: Addition
-: Subtraction

—: Taking the one's complement

		Instructi	on code	er of	er of			Affected	
	Mnemonic	D <sub>7</sub> D <sub>6</sub> D <sub>5</sub> D <sub>4</sub>	D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub>	Number of bytes	Numbe sycles	Operation	Description	status bits	Note
[Accumula	ator manipulation instru	ctions]				1	1	1	
CLA	Clear AC	1 0 0 0	0 0 0 0	1	1	$AC \leftarrow 0$ (Equivalent to LAI 0.)	Clear AC to 0.	ZF	Has a vertical skip function.
DAA	Decimal adjust AC in addition	1 1 0 0 0 0 1 0	1 1 1 1 0 1 1 0	2	2	$AC \leftarrow (AC) + 6$ (Equivalent to ADI 6.)	Add six to AC.	ZF	
DAS	Decimal adjust AC in subtraction	1 1 0 0 0 0 0 1 0	1 1 1 1 1 0 1 0	2	2	AC ← (AC) + 10 (Equivalent to ADI 0AH.)	Add 10 to AC.	ZF	Control of the state of the sta
CLC	Clear CF	0 0 0 1	1 1 1 0	1	1	CF ← 0	Clear CF to 0.	CF <sub>\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\</sub>	77
STC	Set CF	0 0 0 1	1 1 1 1	1	1	CF ← 1	Set CF to 1.	CF **	13
СМА	Complement AC	0 0 0 1	1 0 0 0	1	1	$AC \leftarrow (\overline{AC})$	Take the one s complement of AC.	ZF	11/1
IA	Increment AC	0 0 0 1	0 1 0 0	1	1	AC ← (AC) + 1	Increment AC.	ŽF, CF	(J
DA	Decrement AC	0 0 1 0	0 1 0 0	1	1	AC ← (AC) – 1	Decrement AC.	ZF, CF	
RAR	Rotate AC right through CF	0 0 0 1	0 0 0 0	1	1	$ \begin{aligned} &AC_3 \leftarrow (CF), \\ &ACn \leftarrow (ACn + 1), \\ &CF \leftarrow (AC_0) \end{aligned} $	Shift AC (including CF) right.	CF	
RAL	Rotate AC left through CF	0 0 0 0	0 0 0 1	1	1	$\begin{array}{c} AC_0 \leftarrow (CF), \\ ACn + 1 \leftarrow (ACn), \\ CF \leftarrow (AC_3) \end{array}$	Shift AC (including CF) left.	CF, ZF	
TAE	Transfer AC to E	0 1 0 0	0 1 0 1	1	1	E ← (AC)	Transfer the contents of AC to E.		
TEA	Transfer E to AC	0 1 0 0	0 1 1 0	1	1	AC ← (E)	Fransfer the contents of E to AC.	ZF	
XAE	Exchange AC with E	0 1 0 0	0 1 0 0	1	1	(AC)↔(E)	Exchange the contents of AC and E.		
[Memory I	manipulation instruction	ns]					4/		
IM	Increment M	0 0 0 1	0 0 1 0	1	1,30	M* (HL) ← [M (HL)] ⊕ 1	Increment M (HL).	ZF, CF	
DM	Decrement M	0 0 1 0	0 0 1 0	1	A STATE OF THE STA	M (HL) ← [M (HL)] – 1	Decrement M (HL).	ZF, CF	
IMDR i8	Increment M direct	1 1 0 0 I <sub>7</sub> I <sub>6</sub> I <sub>5</sub> I <sub>4</sub>	0 1 1 1   <sub>3</sub>   <sub>2</sub>   <sub>1</sub>   <sub>0</sub>	2	2	M (18) ← [M (18)] + 1	Increment M (i8).	ZF, CF	
DMDR i8	Decrement M direct	1 1 0 0 I <sub>7</sub> I <sub>6</sub> I <sub>5</sub> I <sub>4</sub>	0 0 1 1 1 <sub>3</sub> 1 <sub>2</sub> 1 <sub>1</sub> 1 <sub>0</sub>	2	2	M (18) ← [M (18)] − 1.//	Decrement M (i8).	ZF, CF	
SMB t2	Set M data bit	0 0 0 0	1 1 t <sub>1</sub>	1	4	[M·(HL), t2] ← 1	Set the bit in M (HL) specified by t0 and t1 to 1.		
RMB t2	Reset M data bit	0 0 1 0	1 1 t <sub>1</sub> t <sub>0</sub>	1	1	[M (HL), 12] ← 0	Clear the bit in M (HL) specified by t0 and t1 to 0.	ZF	
[Arithmeti	c, logic and comparisor	n instructions]	A 4	1		The state of the s			
AD	Add M to AC	0,0000	0110	1	1	ÅÇ ← (AC) + [M (HL)]	Add the contents of AC and M (HL) as two's complement values and store the result in AC.	ZF, CF	
ADDR i8	Add M direct to AC	1 1 0 0 1 <sub>7</sub> 1 <sub>6</sub> 1 <sub>5</sub> 1 <sub>4</sub>	1 0 0 1 l <sub>3</sub> l <sub>2</sub> l <sub>1</sub> l <sub>0</sub>	2	2	$AC \leftarrow (AC) + [M \ (i8)]$	Add the contents of AC and M (i8) as two's complement values and store the result in AC.	ZF, CF	
ADC	Add M to AC with CF	0 0 0 0	0 0 1 0	1	1	AC ← (AC) + [M (HL)] + (CF)	Add the contents of AC, M (HL) and C as two's complement values and store the result in AC.	ZF, CF	
ADI i4	Add immediate data to AC	1 1 0 0 0 0 1 0	1 1 1 1 1 1 1 <sub>3</sub> 1 <sub>2</sub> 1 <sub>1</sub> 1 <sub>0</sub>	2	2	$AC \leftarrow (AC) + l_3, l_2, l_1, l_0$	Add the contents of AC and the immediate data as two's complement values and store the result in AC.	ZF	
SUBC	Subtract AC from M with CF	0 0 0 1	0 1 1 1	1	1	$\begin{array}{c} AC \leftarrow [M\;(HL)] - \\ (AC) - (CF) \end{array}$	Subtract the contents of AC and $\overline{CF}$ from M (HL) as two's complement values and store the result in AC.	ZF, CF	CF will be zero if there was a borrow and one otherwise.
ANDA	And M with AC then store AC	0000	0 1 1 1	1	1	AC ← (AC) ∧ [M (HL)]	Take the logical and of AC and M (HL) and store the result in AC.	ZF	
ORA	Or M with AC then store AC	0 0 0 0	0 1 0 1	1	1	AC ← (AC) ∨ [M (HL)]	Take the logical or of AC and M (HL) and store the result in AC.	ZF	

#### Continued from preceding page.

	Mnemonic	Instructi	on code	ber of	ber of	Operation	Description	Affected status	Note
		$D_7 D_6 D_5 D_4$	$D_3 D_2 D_1 D_0$	Number bytes	Number cycles			bits	
[Arithmeti	c, logic and comparisor	instructions]						4	
EXL	Exclusive or M with AC then store AC	0 0 0 1	0 1 0 1	1	1	AC ← (AC) ∀ [M (HL)]	Take the logical exclusive or of AC and M (HL) and store the result in AC.	ZE	**Jegg
ANDM	And M with AC then store M	0 0 0 0	0 0 1 1	1	1	M (HL) ← (AC) ∧ [M (HL)]	Take the logical and of AC and M (HL) and store the result in M (HL).	Å.	
ORM	Or M with AC then store M	0 0 0 0	0 1 0 0	1	1	M (HL) ← (AC) ∨ [M (HL)]	Take the logical or of AC and M (HL) and store the result in M (HL).	ZF	and the state of t
СМ	Compare AC with M	0 0 0 1	0 1 1 0	1	1	[M (HL)] + (AC) + 1	Compare the contents of AC and M (FIL) and set or clear CF and ZF according to the result.  Magnitude CF ZF  [M (HL)] > (AC) 0 0  [M (HL)] = (AC) 1 1  [M (HL)] < (AC) 1 0	ZF, CF	
CI i4	Compare AC with immediate data	1 1 0 0 1 0 1 0	1 1 1 1 I <sub>3</sub> I <sub>2</sub> I <sub>1</sub> I <sub>0</sub>	2	2	13 12 11 10 + (AC) + 1	Compare the contents of AC and the immediate data 13/14/14/15 and set of clear CF and ZF according to the result.  Magnitude CF ZF comparison CF ZF 13/12/14/10 AC 0 0 0 13/12/14/10 AC 1 1 1 13/12/14/10 AC 1 0	ZF, CF	
CLI i4	Compare DP <sub>L</sub> with immediate data	1 1 0 0 1 1	1 1 1 1 l <sub>3</sub> l <sub>2</sub> l <sub>1</sub> l <sub>9</sub>	2	2	$ZF \leftarrow 1$ if $(DP_1) = I_3 I_2 I_1 I_0$ $ZF \leftarrow 0$ if $(DP_1) I_3 I_2 I_1 I_0$	Compare the contents of DP <sub>L</sub> with the immediate data. Set ZF if identical and clear ZF if not.	ZF	
CMB t2	Compare AC bit with M data bit	1 1 0 0	1 1 1 1 0 0 t <sub>1</sub> t <sub>0</sub>	2	2	$ZF_{+}$ if (AC, 12) = (M/HL), $ZF_{+}$ if (AC, 12) [M (HL), $ZF_{+}$	Compare the corresponding bits specified by t0 and t1 in AC and M (HL). Set ZF if identical and clear ZF if not.	ZF	
[Load and	store instructions]	-44	4	és,		//	1	1	
LAE	Load AC and E from M2 (HL)	0 1 0 1	1 1 0 0	1	1, ***	AC ← M (HL), E ← M (HL + 1)	Load the contents of M2 (HL) into AC, E.		
LAI i4	Load AC with immediate data	1 0 0 0	l3 l2 li l0	1		AC ← I <sub>3</sub> I <sub>2</sub> I <sub>1</sub> I <sub>0</sub>	Load the immediate data into AC.	ZF	Has a vertical skip function
LADR i8	Load AC from M direct	1 1 0 0 I <sub>Z</sub> 1 <sub>6</sub> I <sub>5</sub> 1 <sub>4</sub>	0 0 0 1 1 <sub>3</sub> 1 <sub>2</sub> 1 <sub>1</sub> 1 <sub>0</sub>	2	2	AC ← [M (i8)]	Load the contents of M (i8) into AC.	ZF	
s	Store AC to M	0 1 0 0	0 1 1 1	1	1	M (HL) ← (AC)	Store the contents of AC into M (HL).		
SAE	Store AC and E to M2 (HL)	01.01	1/1/1 0	1	1	$ \begin{array}{l} M \ (HL) \leftarrow (AC) \\ M \ (HL+1) \leftarrow (E) \end{array} $	Store the contents of AC, E into M2 (HL).		
LA reg	Load AC from M (reg)	0 1 000	1 0 t <sub>0</sub> 0	1	1	AC ← [M (reg)]	Load the contents of M (reg) into AC. The reg is either HL or XY depending on $t_0$ .	ZF	

#### Continued from preceding page.

	Magmania	Instructi	on code	er of	er of	Operation	Description	Affected	Note
	Mnemonic	D <sub>7</sub> D <sub>6</sub> D <sub>5</sub> D <sub>4</sub>	$D_3 D_2 D_1 D_0$	Number of bytes	Number of cycles	Operation	Description	status bits	Note
[Load and	store instructions]								I.
LA reg, I	Load AC from M (reg) then increment reg	0 1 0 0	1 0 t <sub>0</sub> 1	1	2	$\begin{aligned} &AC \leftarrow [M\ (reg)] \\ &DP_{L} \leftarrow (DP_{L}) + 1 \\ ∨\ DP_{Y} \leftarrow (DP_{Y}) + 1 \end{aligned}$	Load the contents of M (reg) into AC. (The reg is either HL or XY.) Then increment the contents of either DP <sub>L</sub> or DP <sub>Y</sub> . The relationship between t <sub>0</sub> and reg is the same as that for the LA reg instruction.	ZF	ZF is set according to the result of instementing DPL or DP
LA reg, D	Load AC from M (reg) then decrement reg	0 1 0 1	1 0 t <sub>0</sub> 1	1	2	$\begin{aligned} &AC \leftarrow [M\ (reg)] \\ &DP_{L} \leftarrow (DP_{L}) - 1 \\ ∨\ DP_{Y} \leftarrow (DP_{Y}) - 1 \end{aligned}$	Load the contents of M (reg) into AC. (The reg is either HL or XY.) Then decrement the contents of either DPL or DPV. The relationship between to and reg is the same as that for the LA reg instruction.	Z#	ZF is set according to the result of decrementing DP <sub>L</sub> or DP <sub>Y</sub> .
XA reg	Exchange AC with M (reg)	0 1 0 0	1 1 t <sub>0</sub> 0	1	1	(AC) ↔ [M (reg)]	Exchange the contents of M (reg) and AC. The reg is either HL or XY depending on to the Content of the Content	A CONTRACTOR OF THE PARTY OF TH	
XA reg, I	Exchange AC with M (reg) then increment reg	0 1 0 0	1 1 t <sub>0</sub> 1	1	2	$(AC) \leftrightarrow [M,(reg)]$ $DP_L \leftarrow (DP_L) + 0$ or $DP_V \leftarrow (DP_V) + 1$	Exchange the contents of M (reg) and AC. (The reg is either HL or XY.) Then increment the contents of either DP <sub>1</sub> or DP <sub>Y</sub> . The relationship between t <sub>0</sub> and reg is the same as that for the XA reg instruction.	ZF	ZF is set according to the result of incrementing DP <sub>L</sub> or DP <sub>Y</sub> .
XA reg, D	Exchange AC with M (reg) then decrement reg	0 1 0 1	1 1 15 1	1	2	(AC) ↔ [M (reg)]* DP <sub>L</sub> ← (DP <sub>L</sub> ) ← 1 or DP <sub>Y</sub> ← (DP <sub>Y</sub> ) − 1	Exchange the contents of M (reg) and AC. (The reg is either HL or XY.) Then decrement the contents of either DP <sub>L</sub> or DP <sub>Y</sub> . The relationship between t <sub>0</sub> and reg is the same as that for the XA reg instruction.	ZF	ZF is set according to the result of decrementing DP <sub>L</sub> or DP <sub>Y</sub> .
XADR i8	Exchange AC with M direct	1 1 0 0 1 <sub>7</sub> 1 <sub>6</sub> 1 <sub>5</sub> 1 <sub>4</sub>	1 0 0 0 0 l <sub>3</sub> l <sub>2</sub> l <sub>1</sub> l <sub>0</sub>	2	2	(AC) ↔ [M (i8)]	Exchange the contents of AC and M (i8).		
LEAI i8	Load E & AC with immediate data	ا ما ما اما ایما ما اما	0 1 1 0 1 <sub>3</sub> 1 <sub>2</sub> 1 <sub>1</sub> 1 <sub>0</sub>	2	2	Æ ← I <sub>7</sub> I <sub>6</sub> I <sub>5</sub> I <sub>4</sub> AC ← I <sub>3</sub> I <sub>2</sub> I <sub>1</sub> I <sub>0</sub>	Load the immediate data i8 into E, AC.		
RTBL	Read table data from program ROM	0 1 0 1	1010	1/	2	E, AC ← [ROM (PCh, E, AC)]	Load into E, AC the ROM data at the location determined by replacing the lower 8 bits of the PC with E, AC.		
RTBLP	Read table data from program ROM then output to P4, 5	0 1 0 1	1 0 0 0	1	2	Port 4, 5 ← [ROM (PCh, E, AC)]	Output from ports 4 and 5 the ROM data at the location determined by replacing the lower 8 bits of the PC with E, AC.		
[Data poir	nter manipulation instru	ctions]				<u> </u>			
LDZ i4	Load DP <sub>H</sub> with zero and DP <sub>L</sub> with immediate data respectively	0 1 1 0	l <sub>3</sub> l <sub>2</sub> l <sub>1</sub> l <sub>0</sub>	1	1	$\begin{array}{c} DP_H \leftarrow 0 \\ DPL \leftarrow I_3  I_2  I_1  I_0 \end{array}$	Load zero into $\mathrm{DP}_{\mathrm{H}}$ and the immediate data i4 into $\mathrm{DP}_{\mathrm{L}}$ .		
LHI i4	Load DP <sub>H</sub> with immediate data	0,000	1 1 1 1 I <sub>3</sub> I <sub>2</sub> I <sub>1</sub> I <sub>0</sub>	2	2	$DP_H \leftarrow I_3 \; I_2 \; I_1 \; I_0$	Load the immediate data i4 into DP <sub>H</sub> .		
LLI i4	Load DP <sub>L</sub> with immediate data	1 1 0 0 0 0 0 1	1 1 1 1 1 1 1 <sub>3</sub> 1 <sub>2</sub> 1 <sub>1</sub> 1 <sub>0</sub>	2	2	$DP_L \leftarrow I_3  I_2  I_1  I_0$	Load the immediate data i4 into DP <sub>L</sub> .		
LHLI i8	Load DP <sub>H</sub> , DP <sub>L</sub> with immediate data	1 1 0 0 l <sub>7</sub> l <sub>6</sub> l <sub>5</sub> l <sub>4</sub>	0 0 0 0 0 13 12 11 10	2	2	$DP_{H} \leftarrow I_{7} I_{6} I_{5} I_{4}$ $DP_{L} \leftarrow I_{3} I_{2} I_{1} I_{0}$	Load the immediate data into DL <sub>H</sub> , DP <sub>L</sub> .		
LXYI i8	Load DP <sub>X</sub> , DP <sub>Y</sub> with immediate data	1 1 0 0 I <sub>7</sub> I <sub>6</sub> I <sub>5</sub> I <sub>4</sub>	0 0 0 0 l <sub>3</sub> l <sub>2</sub> l <sub>1</sub> l <sub>0</sub>	2	2	$\begin{array}{c} DP_X \leftarrow I_7  I_6  I_5  I_4 \\ DP_Y \leftarrow I_3  I_2  I_1  I_0 \end{array}$	Load the immediate data into $DL_X$ , $DP_Y$ .		


Manani-		Instructi	ction code		er of			Affected		
	Mnemonic	D <sub>7</sub> D <sub>6</sub> D <sub>5</sub> D <sub>4</sub>	D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub>	Jumb sytes	Number or cycles	Operation	Description	status bits	Note	
[Data pointer manipulation instructions]										
IL	Increment DP <sub>L</sub>	0 0 0 1	0 0 0 1	1	1	$DP_L \leftarrow (DP_L) + 1$	Increment the contents of DP <sub>L</sub> .	ZF		
DL	Decrement DP <sub>L</sub>	0 0 1 0	0 0 0 1	1	1	$DP_L \leftarrow (DP_L) - 1$	Decrement the contents of DP <sub>L</sub> .	ZF	Steel Control of the Steel of t	
IY	Increment DP <sub>Y</sub>	0 0 0 1	0 0 1 1	1	1	$DP_Y \leftarrow (DP_Y) + 1$	Increment the contents of DP <sub>Y</sub> .	<b>2</b> †		
DY	Decrement DP <sub>Y</sub>	0 0 1 0	0 0 1 1	1	1	$DP_Y \leftarrow (DP_Y) - 1$	Decrement the contents of DP <sub>Y</sub> .	ZF		
TAH	Transfer AC to DP <sub>H</sub>	1 1 0 0	1 1 1 1 0 0 0 0	2	2	$DP_H \leftarrow (AC)$	Transfer the contents of AC to DP <sub>H</sub> .		<i>.</i>	
THA	Transfer DP <sub>H</sub> to AC	1 1 0 0	1 1 1 1 0 0 0 0	2	2	$AC \leftarrow (DP_H)$	Transfer the contents of DP <sub>H</sub> to AC	ZF A	<u> </u>	
XAH	Exchange AC with DP <sub>H</sub>	0 1 0 0	0 0 0 0	1	1	$(AC) \leftrightarrow (DP_H)$	Exchange the contents of AC and DP <sub>H</sub> .	A STATE OF THE STA		
TAL	Transfer AC to DP <sub>L</sub>	1 1 0 0	1 1 1 1 0 0 0 1	2	2	$DP_L \leftarrow (AC)$	Transfer the contents of AC to DP			
TLA	Transfer DP <sub>L</sub> to AC	1 1 0 0	1 1 1 1 0 0 0 1	2	2	AC ← (DP <sub>L</sub> )	Transfer the contents of DPL to AC.	ZF		
XAL	Exchange AC with DP <sub>L</sub>	0 1 0 0	0 0 0 1	1	1	$(AC) \leftrightarrow (DP_L)$	Exchange the contents of AC and DP <sub>L</sub> .			
TAX	Transfer AC to DP <sub>X</sub>	1 1 0 0	1 1 1 1 0 0 1 0	2	2	DP <sub>X</sub> ← (AC)	Transfer the contents of AC to DP <sub>X</sub> .			
TXA	Transfer DP <sub>X</sub> to AC	1 1 0 0	1 1 1 1 0 0 1 0	2	2	$AC \leftarrow (DP_X)$	Transfer the contents of DP <sub>X</sub> to AC.	ZF		
XAX	Exchange AC with DP <sub>X</sub>	0 1 0 0	0 0 1 0	1	1,4	(AC) ⇔(DP <sub>X</sub> )	Exchange the contents of AC and DPx.			
TAY	Transfer AC to DP <sub>Y</sub>	1 1 0 0	1 1 1 1 1 0 0 1 1	2	2	$DP_{Y} \leftarrow (AC)$	Transfer the contents of AC to DP <sub>Y</sub> .			
TYA	Transfer DP <sub>Y</sub> to AC	1 1 0 0	1 1 1 1	2	2	AC ← (DPy)	Transfer the contents of DP <sub>Y</sub> to AC.	ZF		
XAY	Exchange AC with DP <sub>Y</sub>	0 1 0 0	0 0 1 1	18	1	(AC) ↔ (DP <sub>Y</sub> )	Exchange the contents of AC and DP <sub>Y</sub> .			
[Flag man	nipulation instructions]		and the second							
SFB n4	Set flag bit	0 1 1 1	n <sub>3</sub> n <sub>2</sub> n <sub>1</sub> n <sub>0</sub>	.1		Fn ← 1	Set the flag specified by n4 to 1.			
RFB n4	Reset flag bit		n <sub>3</sub> n <sub>2</sub> n <sub>1</sub> n <sub>0</sub>	1	1	Fn 40	Reset the flag specified by n4 to 0.	ZF		
[Jump and	d subroutine instruction	s] 🖟 🖟		140					·	
JMP addr	Jump in the current, and bank	1 1 1 0 P <sub>7</sub> P <sub>6</sub> P <sub>6</sub> P <sub>4</sub>	P <sub>11</sub> P <sub>10</sub> P <sub>9</sub> P <sub>8</sub> P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>	2	2	PC13, 12 $\leftarrow$ PC13, 12 PC11 to 0 $\leftarrow$ P <sub>11</sub> to P <sub>8</sub>	Jump to the location in the same bank specified by the immediate data P12.		This becomes PC12 + (PC12) immediately following a BANK instruction.	
JPEA	Jump to the address stored at E and AC in the current page	0 0 1 <b>0</b>	0 1 1 1	1	1	PC13 to 8 $\leftarrow$ PC13 to 8, PC7 to 4 $\leftarrow$ (E), PC3 to 0 $\leftarrow$ (AC)	Jump to the location determined by replacing the lower 8 bits of the PC by E, AC.			
CAL addr	Call subreutine	0 1 0 1 P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub>	0 P <sub>10</sub> P <sub>9</sub> P <sub>8</sub> P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>	2	2	$\begin{array}{l} \text{PC13 to } 11 \leftarrow 0, \\ \text{PC10 to } 0 \leftarrow \\ \text{P}_{10} \text{ to } \text{P}_{0}, \\ \text{M4 (SP)} \leftarrow \\ (\text{CF, ZF, PC13 to 0}), \\ \text{SP} \leftarrow (\text{SP})\text{-4} \end{array}$	Call a subroutine.			
CZP addr	Call subroutine in the zero page	1 0 1 0	P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>	1	2	$\begin{array}{l} \text{PC13 to 6,} \\ \text{PC10} \leftarrow \text{0,} \\ \text{PC5 to 2} \leftarrow \text{P}_{\text{3}} \text{ to P}_{\text{0}}, \\ \text{M4 (SP)} \leftarrow \\ (\text{CF, ZF, PC12 to 0),} \\ \text{SP} \leftarrow \text{SP-4} \end{array}$	Call a subroutine on page 0 in bank 0.			
BANK	Change bank	0 0 0 1	1 0 1 1	1	1		Change the memory bank and register bank.			

	Mnemonic	Instructi	on code	oer of	oer of	Operation	Description	Affected status	Note		
	Willemonie	D <sub>7</sub> D <sub>6</sub> D <sub>5</sub> D <sub>4</sub>	$D_3 D_2 D_1 D_0$	Number of bytes	Num cycle	Ореганоп	Description	bits	Note		
[Jump and	[Jump and subroutine instructions]										
PUSH reg	Push reg on M2 (SP)	1 1 0 0 1 1 1 1	1 1 1 1 1 i <sub>1</sub> i <sub>0</sub> 0	2	2	$M2 (SP) \leftarrow (reg)$ $SP \leftarrow (SP) - 2$	Store the contents of reg in M2 (SP). Subtract 2 from SP after the store.   reg i <sub>1</sub> 0  HL 0 0  XY 0 1  AE 0 0  Illegal value 1 1				
POP reg	Pop reg off M2 (SP)	1 1 0 0 1 1 1 0		2	2	$SP \leftarrow (SP) + 2$ $reg \leftarrow [M2 (SP)]$	Add 2 to SP and then load the contents of M2(SP) into reg. The relation between 1100 and reg is the same as that for the PUSH reg instruction.				
RT	Return from subroutine	0 0 0 1	1 1 0 0	1	2	SP ← (SP) + 4 PC ← [M4 (SP)]	Return from a subroutine or interrupt handling routine. ZF and CF are not restored.				
RTI	Return from interrupt routine	0 0 0 1	1 1 0 1	1	2	SP ← (SP) + A PC ← [M4 (SP)] CF, ZF ← [M4 (SP)]	Return from a subroutine or interrupt handling routine. ZF and CF are restored.	ZF, CF			
[Branch ir	nstructions]										
BAt2 addr	Branch on AC bit	1 1 0 1 P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub>	0 0 t <sub>1</sub> t <sub>0</sub> P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>	2	2	PC710,0 ← P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub> P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub> if (AG <sub>3</sub> t2) = 1	Branch to the location in the same page specified by P <sub>7</sub> to P <sub>0</sub> , if the bit in AC specified by the immediate data t <sub>1</sub> t <sub>0</sub> is one.				
BNAt2 addr	Branch on no AC bit	1 0 0 1 P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub>	0 0 t <sub>1</sub> t <sub>0</sub> P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>	2	2	PC7 to 0 ← P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub> P <sub>3</sub> P <sub>2</sub> P <sub>6</sub> P <sub>6</sub> if (AC, t2) = 0	Branch to the location in the same page specified by P <sub>7</sub> to P <sub>Q</sub> , if the bit in AC specified by the immediate data t <sub>1</sub> t <sub>0</sub> is zero.				
BMt2 addr	Branch on M bit	1 1 0 1 P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub>	0 1 t <sub>1</sub> t <sub>0</sub> P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>	2	2	PC7-tb.0 ← P7-P6 P5 P4 P8 P2 P1 P6 # [M (HL),t2] = 1	Branch to the location in the same page specified by P <sub>7</sub> to P <sub>0</sub> if the bit in M (HL) specified by the immediate data t <sub>1</sub> t <sub>0</sub> is one.				
BNMt2 addr	Branch on no M bit	1 0 0 1 P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub>	0 1 t <sub>1</sub> t <sub>0</sub> P <sub>3</sub> P <sub>2</sub> R <sub>3</sub> P <sub>0</sub>	N.	2	PC7 to 0 4 P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub> P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub> if [M (HL),t2]	Branch to the location in the same page specified by $P_7$ to $P_0$ if the bit in M (HL) specified by the immediate data $t_1$ $t_0$ is zero.				
BPt2 addr	Branch on Portbit	1 1 0 1 P7 8s Ps Ps	1 0 t <sub>1</sub> t <sub>0</sub> P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>	2	2	PC7 to $0 \leftarrow P_7 P_6 P_5 P_4 P_3 P_2 P_1 P_0$ if $[P (DP_L), 12] = 1$	Branch to the location in the same page specified by $P_7$ to $P_0$ if the bit in port (DP <sub>L</sub> ) specified by the immediate data $t_1$ $t_0$ is one.		Internal control registers can also be tested by executing this instruction immediately after a BANK instruction. However, this is limited to registers that can be read out.		
BNPt2 addr	Branch on no Port bit	1 0 0 1 P7 86 P5 P4	1 0 t <sub>1</sub> t <sub>0</sub> P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>	2	2	PC7 to $0 \leftarrow$ $P_7 P_6 P_5 P_4$ $P_3 P_2 P_1 P_0$ if [P (DP <sub>L</sub> ), t2] $= 0$	Branch to the location in the same page specified by $P_7$ to $P_0$ if the bit in port (DP <sub>L</sub> ) specified by the immediate data $t_1$ $t_0$ is zero.		Internal control registers can also be tested by executing this instruction immediately after a BANK instruction. However, this is limited to registers that can be read out.		

#### Continued from preceding page.

	Mnemonic	Instructi	on code	Number of bytes	ber of	Operation	Description	Affected status	Note	
		D <sub>7</sub> D <sub>6</sub> D <sub>5</sub> D <sub>4</sub>	$D_3 D_2 D_1 D_0$	Num	Num		'	bits		
[Branch instructions]										
BC addr	Branch on CF		1 1 0 0 P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>	2	2	PC7 to $0 \leftarrow P_7 P_6 P_5 P_4 P_3 P_2 P_1 P_0$ if (CF) = 1	Branch to the location in the same page specified by Py to Po if CF is one.		The Art State of the State of t	
BNC addr	Branch on no CF	1 0 0 1 P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub>	1 1 0 0 P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>	2	2	PC7 to $0 \leftarrow P_7 P_6 P_5 P_4 P_3 P_2 P_1 P_0$ if (CF) = 0	Branch to the location in the same page specified by P <sub>7</sub> to P <sub>0</sub> if CF is zero.			
BZ addr	Branch on ZF		1 1 0 1 P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>	2	2	PC7 to $0 \leftarrow P_7 P_6 P_5 P_4 P_3 P_2 P_1 P_0$ if (ZF) = 1	Branch to the focation in the same page specified by P <sub>7</sub> to P <sub>0</sub> if ZF is one.		and the second s	
BNZ addr	Branch on no ZF		1 1 0 0 P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>	2	2	PC7 to $0 \leftarrow P_7 P_6 P_5 P_4 P_3 P_2 P_1 P_0$ if $(ZF) = 0$	Branch to the location in the same page specified by P <sub>7</sub> to P <sub>0</sub> if ZF is zero.			
BFn4 addr	Branch on flag bit	1 1 1 1 P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub>	n <sub>3</sub> n <sub>2</sub> n <sub>1</sub> n <sub>0</sub> P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>	2	2	PC7 to 0 ←  P <sub>7</sub> P <sub>6</sub> P <sub>3</sub> P <sub>4</sub> P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub> if (Fm) ⇒ 1	Branch to the location in the same page specified by P <sub>0</sub> to P <sub>7</sub> if the flag (of the 16 user flags) specified by n <sub>3</sub> n <sub>2</sub> n <sub>1</sub> n <sub>0</sub> is one			
BNFn4 addr	Branch on no flag bit	1 0 1 1 P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub>	n <sub>3</sub> n <sub>2</sub> n <sub>1</sub> n <sub>0</sub> P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>	2	2	PC7 to $0 \leftarrow$ $P_7 P_6 P_5 P_2$ $P_3 P_2 P_1 P_0$ if $(Fn) = 0$	Branch to the location in the same page specified by P <sub>0</sub> to P <sub>7</sub> if the flag (of the 16 user flags) specified by n <sub>3</sub> n <sub>2</sub> n <sub>1</sub> n <sub>0</sub> is zero.			
[I/O instru	ctions]									
IP0	Input port 0 to AC	0 0 1 0	0 0 0 0	1,3	4	AÇ ← (P0)	Input the contents of port 0 to AC.	ZF		
IP	Input port to AC	0 0 1 0	0 1 1 0	/1	1	AC [P (DPL)]	Input the contents of port P (DPL) to AC.	ZF		
IPM	Input port to M	0 0 0 1	1 0 0 1	1	Åi,	M (HŁ) ← [P (DPĹ)]	Input the contents of port P (DP <sub>L</sub> ) to M (HL).			
IPDR i4	Input port to AC direct	1 1 0 0	1 /1 /1 1  8  2   <sub>1</sub>   <sub>0</sub>	2	2	S0000000000000000000000000000000000000	Input the contents of P (i4) to AC.	ZF		
IP45	Input port 4, 5 to E, AC respectively	1 1 0 0	1 1 1	991-350-M	2	E ← [P.(4)] AC ← [P.(5)]	Input the contents of ports P (4) and P (5) to E and AC respectively.			
ОР	Output AC to port	0 0 1 0	0.1.0 1		1	$P(DP_L) \leftarrow (AC)$	Output the contents of AC to port P (DP <sub>L</sub> ).			
ОРМ	Output M to port	0 0 0 1	1010	1		$P (DP_L) \leftarrow [M (HL)]$	Output the contents of M (HL) to port P (DP <sub>L</sub> ).			
OPDR i4	Output AC to port direct	1 1 0 0	1 1 1 1 1 <sub>3</sub> 1 <sub>2</sub> 1 <sub>1</sub> 1 <sub>0</sub>	2	2	P (i4) ← (AC)	Output the contents of AC to P (i4).			
OP45	Output E, AC to port 4, 5 respectively	1 1 0 0 1 1 0 1	Section 1	2	2	P (4) ← (E) P (5) ← (AC)	Output the contents of E and AC to ports P (4) and P (5) respectively.			
SPB t2	Set port bit	<b>0 0</b> 0 0	1 0 t <sub>1</sub> t <sub>0</sub>	1	1	[P (DP <sub>L</sub> ), t2] ← 1	Set to one the bit in port P (DP <sub>L</sub> ) specified by the immediate data t <sub>1</sub> t <sub>0</sub> .			
RPB t2	Reset por <b>t bil</b>	0 0 1 0	0 t <sub>1</sub> t <sub>0</sub>	1	1	$[P (DP_L), t2] \leftarrow 0$	Clear to zero the bit in port P (DP <sub>L</sub> ) specified by the immediate data t <sub>1</sub> t <sub>0</sub> .	ZF		
ANDPDR i4, p4	And port with immediate data then output	1 1 0 0	0 1 0 1 P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>	2	2	$P (P_3 \text{ to } P_0) \leftarrow \\ [P (P_3 \text{ to } P_0)] \lor \\ I_3 \text{ to } I_0$	Take the logical AND of P ( $P_3$ to $P_0$ ) and the immediate data $I_3 I_2 I_1 I_0$ and output the result to P ( $P_3$ to $P_0$ ).	ZF		
ORPDR i4, p4	Or port with immediate data then output	1 1 0 0 l <sub>3</sub> l <sub>2</sub> l <sub>1</sub> l <sub>0</sub>	0 1 0 0 P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>	2	2	$P (P_3 \text{ to } P_0) \leftarrow \\ [P (P_3 \text{ to } P_0)] \lor \\ I_3 \text{ to } I_0$	Take the logical OR of P ( $P_3$ to $P_0$ ) and the immediate data $I_3$ $I_2$ $I_1$ $I_0$ and output the result to P ( $P_3$ to $P_0$ ).	ZF		

Mnemonic		Instructi	on code D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub>	oer of	Number of cycles	Operation	Description	Affected	Note		
		D <sub>7</sub> D <sub>6</sub> D <sub>5</sub> D <sub>4</sub>	D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub>	Numb oytes				status bits	Note		
[Timer control instructions]											
WTTMO	Write timer 0	1 1 0 0	1 0 1 0	1	2	TIMER0 ← [M2 (HL)], (AC)	Write the contents of M2 (HL) AC into the timer 0 reload register.		and the same of th		
WTTM1	Write timer 1	1 1 0 0 1 1 1 1	1 1 1 1 0 0	2	2	TIMER1 ← (E), (AC)	Write the contents of E. AC into the timer 1 reload register A.		The state of the s		
RTIM0	Read timer 0	1 1 0 0	1 0 1 1	1	2	M2 (HL), AC ← (TIMER0)	Read out the contents of the timer 0 counter into M2 (HL), AC.				
RTIM1	Read timer 1	1 1 0 0 1 1 1 1	1 1 1 1 0 1 0 1	2	2	$E,AC \leftarrow (TIMER1)$	Read out the contents of the timer 1 counter into E, AC		d d		
START0	Start timer 0	1 1 0 0 1 1 1 0	1 1 1 1 0	2	2	Start timer 0 counter	Start the timer 0-counter.				
START1	Start timer 1	1 1 0 0	1 1 1 1 1 0 1 1 1	2	2	Start timer 1 counter	Start the timer 1 counter.	J. J			
STOP0	Stop timer 0	1 1 0 0	1 1 1 1 0	2	2	Stop timer 0 counter	Stop the timer 0 counter.				
STOP1	Stop timer 1	1 1 0 0	1 1 1 1 1 0 1 1 1	2	2	Stop timer 1 counter	Step the timer 1 counter.				
[Interrupt	control instructions]					// *					
MSET	Set interrupt master enable flag	1 1 0 0 0 1 0 1	1 1 0 1 0 0 0	2	2	MSE ←1	Set the interrupt master enable flag to one.				
MRESET	Reset interrupt master enable flag	1 1 0 0 1	1 1 0 1 0 0 0	2	2	MSE ← 0	Clear the interrupt master enable flag to zero.				
EIH i4	Enable interrupt high	1 1 0 0 0 0 1 0 1	1 1 0 1 I <sub>3</sub> I <sub>2</sub> I <sub>1</sub> I <sub>0</sub>	2	2	EDIH ← (EDIH) √ 14	Set the interrupt enable flag to one:				
EIL i4	Enable interrupt low	1 1 0 0 0 0 1 0 0	1 1 0 1 I <sub>3</sub> I <sub>2</sub> I <sub>1</sub> I <sub>0</sub>	2	2	EDIL ← (EDIL) ÿ i4	Set the interrupt enable flag to one.				
DIH i4	Disable interrupt high	1 1 0 0 1	1 1 0 1/ l <sub>3</sub> l <sub>2</sub> l <sub>1</sub> /l <sub>0</sub> /	2	2 🖣	EDIH ← (EDIH) ∧ i4	Clear the interrupt enable flag to zero.	ZF			
DIL i4	Disable interrupt low	1 1 0 0 1 0 0 0	1 1 0 1 1 <sub>3</sub> 12 14 1 <sub>0</sub>	2	2	EDIL ← (EDIL) ½ i4	Clear the interrupt enable flag to zero.	ZF			
WTSP	Write SP	1 1 0 0	1 1 1 1	2	2	<b>S</b> P ← (E), (AC)	Transfer the contents of E, AC to SP.				
RSP	Read SP	1 1 0 0 <sup>t</sup> 1 1 0 1	1 1 1 1 1 0 1 1	2	2	E, AC (SP)	Transfer the contents of SP to E, AC.				
[Standby	control instructions]				~	11		1			
HALT	HALT		1°1°1 1 1.1 1°0	2	2	HALT	Enter halt mode.				
HOLD	HOLD	1 1 0 0	4 4 1 1 4 1 1 1	- 47	2.5	HOLD	Enter hold mode.				
[Serial I/O	control instructions				er'	Г					
STARTS	Start serial I 0	1 1 0 0	1 1 1 0	2	2	START SI O	Start SIO operation.				
WTSIO	Write serial/I O	1 1 0 0	1 1 1 1	2	2	$SIO \leftarrow (E), (AC)$	Write the contents of E, AC to SIO.				
RSIO	Read serial I O	1 1 0 0 1 1 1 1	1/1/1 1	2	2	$E,AC \leftarrow (SIO)$	Read out the contents of SIO into E, AC.				
[Other instructions]											
NOP	No operation	0 0 0 0	0 0 0 0	1	1	No operation	Consume one machine cycle without performing any operation.				
SB i2	Select bank	1 1 0 0 1 1 0 0	1 1 1 1 0 0 I <sub>1</sub> I <sub>0</sub>	2	2	PC13, PC12 $\leftarrow$ I <sub>1</sub> I <sub>0</sub>	Specify the memory bank.				



- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
  - Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
  - ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of February, 1997. Specifications and information herein are subject to change without notice.