

### **General Description**

The MAX7313 I2C™-compatible serial interfaced peripheral provides microprocessors with 16 I/O ports. Each I/O port can be individually configured as either an open-drain current-sinking output rated at 50mA and 5.5V, or a logic input with transition detection. A 17th port can be used for transition detection interrupt, or as a general-purpose output. The outputs are capable of driving LEDs, or providing logic outputs with external resistive pullup up to 5.5V.

PWM current drive is integrated with 8 bits of control. Four bits are global control and apply to all LED outputs to provide coarse adjustment of current from fully off to fully on with 14 intensity steps. Each output then has individual 4-bit control, which further divides the globally set current into 16 more steps. Alternatively, the current control can be configured as a single 8-bit control that sets all outputs at once.

The MAX7313 is pin and software compatible with the MAX7311, PCA9535, and PCA9555.

Each output has independent blink timing with two blink phases. All LEDs can be individually set to be on or off during either blink phase, or to ignore the blink control. The blink period is controlled by a register.

The MAX7313 supports hot insertion. All port pins, the INT output, SDA, SCL, and the slave-address inputs ADO-2 remain high impedance in power-down (V + = 0V)with up to 6V asserted upon them.

The MAX7313 is controlled through the 2-wire I<sup>2</sup>C/SMBus serial interface, and can be configured to any one of 64 I<sup>2</sup>C addresses.

### **Applications**

LCD Backlights

LED Status Indication

Portable Equipment

Keypad Backlights

**RGB LED Drivers** 

Notebook Computers

#### Typical Application Circuit appears at end of data sheet.

Purchase of I<sup>2</sup>C components of Maxim Integrated Products, Inc., or one of its sublicensed Associated Companies, conveys a license under the Philips I<sup>2</sup>C Patent Rights to use these components in an I<sup>2</sup>C system, provided that the system conforms to the I<sup>2</sup>C Standard Specification as defined by Philips.


### Features

- ♦ 400kbs, 2-Wire Serial Interface, 5.5V Tolerant
- ♦ 2V to 3.6V Operation
- ♦ Overall 8-Bit PWM LED Intensity Control **Global 16-Step Intensity Control Individual 16-Step Intensity Controls**
- **♦ Two-Phase LED Blinking**
- ♦ High Output Current (50mA max Per Port)
- ♦ Outputs are 5.5V-Rated Open Drain
- ♦ Supports Hot Insertion
- ♦ Inputs are Overvoltage Protected to 5.5V
- **♦** Transition Detection with Interrupt Output
- ♦ 1.2µA (typ), 3.6µA (max) Standby Current
- ♦ Small 4mm x 4mm Thin QFN Package
- ♦ -40°C to +125°C Temperature Range
- ♦ All Ports Can Be Configured as Inputs or Outputs

### Ordering Information

PART	TEMP RANGE	PIN- PACKAGE	PKG CODE
MAX7313ATG	-40°C to +125°C	24 Thin QFN 4mm x 4mm x 0.8mm	T2444-4
MAX7313AEG	-40°C to +125°C	24 QSOP	_

### Pin Configurations



Maxim Integrated Products 1

### **ABSOLUTE MAXIMUM RATINGS**

Voltage (with respect to GND)	
V+	0.3V to +4V
SCL, SDA, AD0, AD1, AD2, P0-P15	0.3V to +6V
ĪNT/O16	0.3V to +8V
DC Current on P0-P15, INT/O16	55mA
DC Current on SDA	10mA
Maximum GND Current	350mA

Continuous Power Dissipation (T <sub>A</sub> = +70°C)	
24-Pin QSOP (derate 9.5mW/°C over +70°C)76°	
24-Pin QFN (derate 20.8mW/°C over +70°C)1666	3mW
Operating Temperature Range (TMIN to TMAX)-40°C to +1	25°C
Junction Temperature+1	50°C
Storage Temperature Range65°C to +15	50°C
Lead Temperature (soldering, 10s)+30	00°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **ELECTRICAL CHARACTERISTICS**

(Typical Operating Circuit, V+=2V to 3.6V,  $T_A=T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted. Typical values are at V+=3.3V,  $T_A=+25^{\circ}C$ .) (Note 1)

PARAMETER	SYMBOL	CONDITIONS			TYP	MAX	UNITS	
Operating Supply Voltage	V+			2		3.6	V	
Output Load External Supply Voltage	V <sub>EXT</sub>			0		5.5	V	
Ctonollo v Curront		SCL and SDA at V+; other	T <sub>A</sub> = +25°C		1.2	2.3		
Standby Current (Interface Idle, PWM Disabled)	I <sub>+</sub>	digital inputs at V+ or GND;	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$			2.8	μΑ	
(		PWM intensity control disabled	$T_A = T_{MIN}$ to $T_{MAX}$			3.6		
Supply Current		SCL and SDA at V+; other	$T_A = +25^{\circ}C$		8.5	15.1		
(Interface Idle, PWM Enabled)	I <sub>+</sub>	digital inputs at V+ or GND;	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$			16.5	μΑ	
(		PWM intensity control enabled	$T_A = T_{MIN}$ to $T_{MAX}$			17.2		
Supply Current		f <sub>SCL</sub> = 400kHz; other digital	$T_A = +25^{\circ}C$		50	95.3		
(Interface Running, PWM	I <sub>+</sub>	inputs at V+ or GND; PWM	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$			99.2	μΑ	
Disabled)		intensity control disabled	$T_A = T_{MIN}$ to $T_{MAX}$			102.4	<u> </u>	
Supply Current		f <sub>SCL</sub> = 400kHz; other digital	T <sub>A</sub> = +25°C		57	110.2		
(Interface Running, PWM	I <sub>+</sub>	inputs at V+ or GND; PWM	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$			117.4	μΑ	
Enabled)		intensity control enabled	$T_A = T_{MIN}$ to $T_{MAX}$	i		122.1		
Input High Voltage SDA, SCL, AD0, AD1, AD2, P0–P15	V <sub>IH</sub>			0.7 × V+			V	
Input Low Voltage SDA, SCL, AD0, AD1, AD2, P0–P15	VIL					0.3 × V+	V	
Input Leakage Current SDA, SCL, AD0, AD1, AD2, P0-P15	liH, liL	Input = GND or V+		-0.2		+0.2	μΑ	
Input Capacitance SDA, SCL, AD0, AD1, AD2, P0–P15					8		pF	

### **ELECTRICAL CHARACTERISTICS (continued)**

(Typical Operating Circuit, V+=2V to 3.6V,  $T_A=T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted. Typical values are at V+=3.3V,  $T_A=+25^{\circ}C$ .) (Note 1)

PARAMETER	SYMBOL	CONDITIO	NS	MIN	TYP	MAX	UNITS
Output Low Voltage P0-P15. INT/O16			$T_A = +25^{\circ}C$		0.15	0.26	
		$V + = 2V$ , $I_{SINK} = 20mA$	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$			0.3	
			$T_A = T_{MIN}$ to $T_{MAX}$			0.32	
			$T_A = +25^{\circ}C$		0.13	0.23	
	V <sub>OL</sub>	V+ = 2.5V, I <sub>SINK</sub> = 20mA	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$			0.26	V
10110, 1117,010			$T_A = T_{MIN}$ to $T_{MAX}$			0.28	
			$T_A = +25^{\circ}C$		0.12	0.23	
		$V+ = 3.3V$ , $I_{SINK} = 20mA$	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$			0.24	
			$T_A = T_{MIN}$ to $T_{MAX}$			0.26	
Output Low-Voltage SDA	Volsda	I <sub>SINK</sub> = 6mA	·			0.4	V
PWM Clock Frequency	f <sub>PWM</sub>				32		kHz

#### **TIMING CHARACTERISTICS**

(Typical Operating Circuit, V+=2V to 3.6V,  $T_A=T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted. Typical values are at V+=3.3V,  $T_A=+25^{\circ}C$ .) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Serial Clock Frequency	fSCL				400	kHz
Bus Free Time Between a STOP and a START Condition	tBUF		1.3			μs
Hold Time, Repeated START Condition	tHD, STA		0.6			μs
Repeated START Condition Setup Time	tsu, sta		0.6			μs
STOP Condition Setup Time	tsu, sto		0.6			μs
Data Hold Time	thd, dat	(Note 2)			0.9	μs
Data Setup Time	tsu, dat		180			ns
SCL Clock Low Period	tLOW		1.3			μs
SCL Clock High Period	thigh		0.7			μs
Rise Time of Both SDA and SCL Signals, Receiving	t <sub>R</sub>	(Notes 3, 4)		20 + 0.1C <sub>b</sub>	300	ns
Fall Time of Both SDA and SCL Signals, Receiving	tF	(Notes 3, 4)		20 + 0.1C <sub>b</sub>	300	ns
Fall Time of SDA Transmitting	t <sub>F.TX</sub>	(Notes 2, 3, 5)		20 + 0.1C <sub>b</sub>	250	ns
Pulse Width of Spike Suppressed	t <sub>SP</sub>	(Notes 2, 6)		50		ns
Capacitive Load for Each Bus Line	Cb	(Notes 2, 3)			400	рF

### **TIMING CHARACTERISTICS (continued)**


(Typical Operating Circuit, V+=2V to 3.6V,  $T_A=T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted. Typical values are at V+=3.3V,  $T_A=+25^{\circ}C$ .) (Note 1)


PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Interrupt Valid	tıv	Figure 10			6.5	μs
Interrupt Reset	tıR	Figure 10			1	μs
Output Data Valid	t <sub>DV</sub>	Figure 10			5	μs
Input Data Setup Time	tDS	Figure 10	100			ns
Input Data Hold Time	tDH	Figure 10	1			μs


- **Note 1:** All parameters tested at  $T_A = +25^{\circ}C$ . Specifications over temperature are guaranteed by design.
- Note 2: A master device must provide a hold time of at least 300ns for the SDA signal (referred to V<sub>IL</sub> of the SCL signal) to bridge the undefined region of SCL's falling edge.
- Note 3: Guaranteed by design.
- Note 4: C<sub>b</sub> = total capacitance of one bus line in pF. t<sub>R</sub> and t<sub>F</sub> measured between 0.3 x V<sub>DD</sub> and 0.7 x V<sub>DD</sub>.
- Note 5:  $I_{SINK} \le 6mA$ .  $C_b = total$  capacitance of one bus line in pF.  $t_R$  and  $t_F$  measured between  $0.3 \times V_{DD}$  and  $0.7 \times V_{DD}$ .
- Note 6: Input filters on the SDA and SCL inputs suppress noise spikes less than 50ns.

### \_Typical Operating Characteristics

 $(T_A = +25^{\circ}C, \text{ unless otherwise noted.})$ 










### \_Typical Operating Characteristics (continued)

 $(T_A = +25^{\circ}C, \text{ unless otherwise noted.})$ 









# MASTER INTENSITY SET TO 1/15 MASTER INTENSITY SET TO 1/15 OUTPUT 1 INDIVIDUAL INTENSITY SET TO 1/16 OUTPUT 2 INDIVIDUAL INTENSITY SET TO 15/16

2ms/div





### **Pin Description**

PI	N	NAME	FUNCTION
QSOP	QFN	NAME	FONCTION
1	22	ĪNT/O16	Output Port. Open-drain output rated at 7V, 50mA. Configurable as interrupt output or general-purpose output.
21, 2, 3	18, 23, 24	AD0, AD1, AD2	Address Inputs. Sets device slave address. Connect to either GND, V+, SCL, or SDA to give 64 logic combinations. See Table 1.
4–11, 13–20	1–8, 10–17	P0-P15	Input/Output Ports. P0-P15 are open-drain I/Os rated at 5.5V, 50mA.
12	9	GND	Ground. Do not sink more than 350mA into the GND pin.
22	19	SCL	I <sup>2</sup> C-Compatible Serial Clock Input
23	20	SDA	I <sup>2</sup> C-Compatible Serial Data I/O
24	21	V+	Positive Supply Voltage. Bypass V+ to GND with a 0.047µF ceramic capacitor.
_	PAD	Exposed pad	Exposed pad on package underside. Connect to GND.




Figure 1. Simplified Schematic of I/O Ports

### **Functional Overview**

The MAX7313 is a general-purpose input/output (GPIO) peripheral that provides 16 I/O ports, P0–P15, controlled through an I<sup>2</sup>C-compatible serial interface. A 17th output-only port, INT/O16, can be configured as an interrupt output or as a general-purpose output port. All output ports sink loads up to 50mA connected to external supplies up to 5.5V, independent of the

MAX7313's supply voltage. The MAX7313 is rated for a ground current of 350mA, allowing all 17 outputs to sink 20mA at the same time. Figure 1 shows the output structure of the MAX7313. The ports default to inputs on power-up.

#### **Port Inputs and Transition Detection**

Input ports registers reflect the incoming logic levels of the port pins, regardless of whether the pin is defined

as an input or an output. Reading an input ports register latches the current-input logic level of the affected eight ports. Transition detection allows all ports configured as inputs to be monitored for changes in their logic status. The action of reading an input ports register samples the corresponding 8 port bits' input conditions. This sample is continuously compared with the actual input conditions. A detected change in input condition causes the INT/O16 interrupt output to go low, if configured as an interrupt output. The interrupt is cleared either automatically if the changed input returns to its original state, or when the appropriate input ports register is read.

The INT/O16 pin can be configured as either an interrupt output or as a 17th output port with the same static or blink controls as the other 16 ports (Table 4).

### **Port Output Control and LED Blinking**

The two blink phase 0 registers set the output logic levels of the 16 ports P0–P15 (Table 8). These registers control the port outputs if the blink function is disabled. A duplicate pair of registers, the blink phase 1 registers, are also used if the blink function is enabled (Table 9). In blink mode, the port outputs can be flipped between using the blink phase 0 registers and the blink phase 1 registers using software control (the blink flip flag in the configuration register) (Table 4).

#### **PWM Intensity Control**

The MAX7313 includes an internal oscillator, nominally 32kHz, to generate PWM timing for LED intensity control. PWM intensity control can be enabled on an output-by-output basis, allowing the MAX7313 to provide any mix of PWM LED drives and glitch-free logic outputs (Table 10). PWM can be disabled entirely, in which case all output ports are static and the MAX7313 operating current is lowest because the internal oscillator is turned off.

PWM intensity control uses a 4-bit master control and 4 bits of individual control per output (Tables 13, 14). The 4-bit master control provides 16 levels of overall intensity control, which applies to all PWM-enabled output ports. The master control sets the maximum pulse width from 1/15 to 15/15 of the PWM time period. The individual settings comprise a 4-bit number further reducing the duty cycle to be from 1/16 to 15/16 of the time window set by the master control.

For applications requiring the same PWM setting for all output ports, a single global PWM control can be used instead of all the individual controls to simplify the control software and provide 240 steps of intensity control (Tables 10 and 13).

#### Standby Mode

When the serial interface is idle and the PWM intensity control is unused, the MAX7313 automatically enters standby mode. If the PWM intensity control is used, the operating current is slightly higher because the internal PWM oscillator is running. When the serial interface is active, the operating current also increases because the MAX7313, like all I<sup>2</sup>C slaves, has to monitor every transmission.

### Serial Interface Serial Addressing

The MAX7313 operates as a slave that sends and receives data through an I<sup>2</sup>C-compatible 2-wire interface. The interface uses a serial data line (SDA) and a serial clock line (SCL) to achieve bidirectional communication between master(s) and slave(s). A master (typically a microcontroller) initiates all data transfers to and from the MAX7313 and generates the SCL clock that synchronizes the data transfer (Figure 2).

The MAX7313 SDA line operates as both an input and an open-drain output. A pullup resistor, typically 4.7k $\Omega$ , is required on SDA. The MAX7313 SCL line operates




Figure 2. 2-Wire Serial Interface Timing Details

only as an input. A pullup resistor, typically  $4.7 k\Omega$ , is required on SCL if there are multiple masters on the 2-wire interface, or if the master in a single-master system has an open-drain SCL output.

Each transmission consists of a START condition (Figure 3) sent by a master, followed by the MAX7313 7-bit slave address plus R/W bit, a register address byte, one or more data bytes, and finally a STOP condition (Figure 3).

#### Start and Stop Conditions

Both SCL and SDA remain high when the interface is not busy. A master signals the beginning of a transmission with a START (S) condition by transitioning SDA




Figure 3. Start and Stop Conditions




Figure 4. Bit Transfer




Figure 5. Acknowledge

from high to low while SCL is high. When the master has finished communicating with the slave, it issues a STOP (P) condition by transitioning SDA from low to high while SCL is high. The bus is then free for another transmission (Figure 3).

#### Bit Transfer

One data bit is transferred during each clock pulse. The data on SDA must remain stable while SCL is high (Figure 4).

#### Acknowledge

The acknowledge bit is a clocked 9th bit that the recipient uses to handshake receipt of each byte of data (Figure 5). Thus, each byte transferred effectively requires 9 bits. The master generates the 9th clock pulse, and the recipient pulls down SDA during the acknowledge clock pulse so the SDA line is stable low during the high period of the clock pulse. When the master is transmitting to the MAX7313, the device generates the acknowledge bit because the MAX7313 is the recipient. When the MAX7313 is transmitting to the master, the master generates the acknowledge bit because the master is the recipient.

#### Slave Address

The MAX7313 has a 7-bit long slave address (Figure 6). The eighth bit following the 7-bit slave address is the  $R/\overline{W}$  bit. The  $R/\overline{W}$  bit is low for a write command, high for a read command.

The slave address bits A6 through A0 are selected by the address inputs AD0, AD1, and AD2. These pins can be connected to GND, V+, SDA, or SCL. The MAX7313 has 64 possible slave addresses (Table 1) and, therefore, a maximum of 64 MAX7313 devices can be controlled independently from the same interface.

### Message Format for Writing the MAX7313

A write to the MAX7313 comprises the transmission of the MAX7313's slave address with the  $R/\overline{W}$  bit set to zero, followed by at least 1 byte of information. The first byte of information is the command byte. The command byte determines which register of the MAX7313 is to be written to by the next byte, if received (Table 2). If a STOP condition is detected after the command byte is received, then the MAX7313 takes no further action beyond storing the command byte.




Figure 6. Slave Address

Table 1. MAX7313 I<sup>2</sup>C Slave Address Map

PIN AD2	PIN AD1	PIN AD0	DEVICE ADDRESS						
PIN ADZ	PINADI	PIN ADU	A6	A5	A4	А3	A2	A1	A0
GND	SCL	GND	0	0	1	0	0	0	0
GND	SCL	V+	0	0	1	0	0	0	1
GND	SDA	GND	0	0	1	0	0	1	0
GND	SDA	V+	0	0	1	0	0	1	1
V+	SCL	GND	0	0	1	0	1	0	0
V+	SCL	V+	0	0	1	0	1	0	1
V+	SDA	GND	0	0	1	0	1	1	0
V+	SDA	V+	0	0	1	0	1	1	1
GND	SCL	SCL	0	0	1	1	0	0	0
GND	SCL	SDA	0	0	1	1	0	0	1
GND	SDA	SCL	0	0	1	1	0	1	0
GND	SDA	SDA	0	0	1	1	0	1	1
V+	SCL	SCL	0	0	1	1	1	0	0
V+	SCL	SDA	0	0	1	1	1	0	1
V+	SDA	SCL	0	0	1	1	1	1	0
V+	SDA	SDA	0	0	1	1	1	1	1
GND	GND	GND	0	1	0	0	0	0	0
GND	GND	V+	0	1	0	0	0	0	1
GND	V+	GND	0	1	0	0	0	1	0
GND	V+	V+	0	1	0	0	0	1	1
V+	GND	GND	0	1	0	0	1	0	0
V+	GND	V+	0	1	0	0	1	0	1
V+	V+	GND	0	1	0	0	1	1	0
V+	V+	V+	0	1	0	0	1	1	1
GND	GND	SCL	0	1	0	1	0	0	0
GND	GND	SDA	0	1	0	1	0	0	1
GND	V+	SCL	0	1	0	1	0	1	0
GND	V+	SDA	0	1	0	1	0	1	1
V+	GND	SCL	0	1	0	1	1	0	0
V+	GND	SDA	0	1	0	1	1	0	1
V+	V+	SCL	0	1	0	1	1	1	0
V+	V+	SDA	0	1	0	1	1	1	1

Table 1. MAX7313 I<sup>2</sup>C Slave Address Map (continued)

PIN AD2	PIN AD1	PIN AD0	DEVICE ADDRESS						
PIN AUZ	PINADI	PIN ADO	A6	A5	A4	A3	A2	A1	Α0
SCL	SCL	GND	1	0	1	0	0	0	0
SCL	SCL	V+	1	0	1	0	0	0	1
SCL	SDA	GND	1	0	1	0	0	1	0
SCL	SDA	V+	1	0	1	0	0	1	1
SDA	SCL	GND	1	0	1	0	1	0	0
SDA	SCL	V+	1	0	1	0	1	0	1
SDA	SDA	GND	1	0	1	0	1	1	0
SDA	SDA	V+	1	0	1	0	1	1	1
SCL	SCL	SCL	1	0	1	1	0	0	0
SCL	SCL	SDA	1	0	1	1	0	0	1
SCL	SDA	SCL	1	0	1	1	0	1	0
SCL	SDA	SDA	1	0	1	1	0	1	1
SDA	SCL	SCL	1	0	1	1	1	0	0
SDA	SCL	SDA	1	0	1	1	1	0	1
SDA	SDA	SCL	1	0	1	1	1	1	0
SDA	SDA	SDA	1	0	1	1	1	1	1
SCL	GND	GND	1	1	0	0	0	0	0
SCL	GND	V+	1	1	0	0	0	0	1
SCL	V+	GND	1	1	0	0	0	1	0
SCL	V+	V+	1	1	0	0	0	1	1
SDA	GND	GND	1	1	0	0	1	0	0
SDA	GND	V+	1	1	0	0	1	0	1
SDA	V+	GND	1	1	0	0	1	1	0
SDA	V+	V+	1	1	0	0	1	1	1
SCL	GND	SCL	1	1	0	1	0	0	0
SCL	GND	SDA	1	1	0	1	0	0	1
SCL	V+	SCL	1	1	0	1	0	1	0
SCL	V+	SDA	1	1	0	1	0	1	1
SDA	GND	SCL	1	1	0	1	1	0	0
SDA	GND	SDA	1	1	0	1	1	0	1
SDA	V+	SCL	1	1	0	1	1	1	0
SDA	V+	SDA	1	1	0	1	1	1	1




Figure 7. Command Byte Received




Figure 8. Command and Single Data Byte Received




Figure 9. n Data Bytes Received

Any bytes received after the command byte are data bytes. The first data byte goes into the internal register of the MAX7313 selected by the command byte (Figure 8). If multiple data bytes are transmitted before a STOP condition is detected, these bytes are generally stored in subsequent MAX7313 internal registers because the command byte address autoincrements (Table 2). A diagram of a write to the output ports registers (blink phase 0 registers or blink phase 1 registers) is given in Figure 10.

#### Message Format for Reading

The MAX7313 is read using the MAX7313's internally stored command byte as an address pointer the same way the stored command byte is used as an address pointer for a write. The pointer autoincrements after each data byte is read using the same rules as for a write (Table 2). Thus, a read is initiated by first configuring the MAX7313's command byte by performing a write (Figure 7). The master can now read n consecu-

tive bytes from the MAX7313 with the first data byte being read from the register addressed by the initialized command byte. When performing read-after-write verification, remember to reset the command byte's address because the stored command byte address has been autoincremented after the write (Table 2). A diagram of a read from the input ports registers is shown in Figure 10 reflecting the states of the ports.

#### **Operation with Multiple Masters**

If the MAX7313 is operated on a 2-wire interface with multiple masters, a master reading the MAX7313 should use a repeated start between the write, which sets the MAX7313's address pointer, and the read(s) that takes the data from the location(s) (Table 2). This is because it is possible for master 2 to take over the bus after master 1 has set up the MAX7313's address pointer but before master 1 has read the data. If master 2 subsequently changes the MAX7313's address pointer, then master 1's delayed read can be from an unexpected location.




Figure 10. Read, Write, and Interrupt Timing Diagrams

#### **Command Address Autoincrementing**

The command address stored in the MAX7313 circulates around grouped register functions after each data byte is written or read (Table 2).

#### **Device Reset**

If a device reset input is needed, consider the MAX7314. The MAX7314 includes a RST input, which clears any transaction to or from the MAX7314 on the serial interface and configures the internal registers to the same state as a power-up reset.

### Detailed Description Initial Power-Up

On power-up all control registers are reset and the MAX7313 enters standby mode (Table 3). Power-up status makes all ports into inputs and disables both the PWM oscillator and blink functionality.

### **Configuration Register**

The configuration register is used to configure the PWM intensity mode, interrupt, and blink behavior, operate the INT/O16 output, and read back the interrupt status (Table 4).

Table 2. Register Address Map

REGISTER	ADDRESS CODE (HEX)	AUTOINCREMENT ADDRESS
Read input ports P7-P0	0x00	0x01
Read input ports P15-P8	0x01	0x00
Blink phase 0 outputs P7-P0	0x02	0x03
Blink phase 0 outputs P15-P8	0x03	0x02
Ports configuration P7–P0	0x06	0x07
Ports configuration P15-P8	0x07	0x06
Blink phase 1 outputs P7-P0	0x0A	0x0B
Blink phase 1 outputs P15-P8	0x0B	0x0A
Master, O16 intensity	0x0E	0x0E (no change)
Configuration	0x0F	0x0F (no change)
Outputs intensity P1, P0	0x10	0x11
Outputs intensity P3, P2	0x11	0x12
Outputs intensity P5, P4	0x12	0x13
Outputs intensity P7, P6	0x13	0x14
Outputs intensity P9, P8	0x14	0x15
Outputs intensity P11, P10	0x15	0x16
Outputs intensity P13, P12	0x16	0x17
Outputs intensity P15, P14	0x17	0x10

### **Ports Configuration**

The 16 I/O ports P0 through P15 can be configured to any combination of inputs and outputs using the ports configuration registers (Table 5). The INT/O16 output can also be configured as an extra general-purpose output using the configuration register (Table 4).

### Input Ports

The input ports registers are read only (Table 6). They reflect the incoming logic levels of the ports, regardless of whether the port is defined as an input or an output by the ports configuration registers. Reading an input ports register latches the current-input logic level of the affected eight ports. A write to an input ports register is ignored.

#### **Transition Detection**

All ports configured as inputs are always monitored for changes in their logic status. The action of reading an input ports register or writing to the configuration register samples the corresponding 8 port bits' input condition (Tables 4, 6). This sample is continuously compared with the actual input conditions. A detected

change in input condition causes an interrupt condition. The interrupt is cleared either automatically if the changed input returns to its original state, or when the appropriate input ports register is read, updating the compared data (Figure 10). Randomly changing a port from an output to an input may cause a false interrupt to occur if the state of the input does not match the content of the appropriate input ports register. The interrupt status is available as the interrupt flag  $\overline{\text{INT}}$  in the configuration register (Table 4).

The input status of all ports are sampled immediately after power-up as part of the MAX7313's internal initialization, so if all the ports are pulled to valid logic levels at that time an interrupt does not occur at power-up.

### INT/O16 Output

The INT/O16 output pin can be configured as either the INT output that reflects the interrupt flag logic state or as a general-purpose output O16. When used as a general-purpose output, the INT/O16 pin has the same blink and PWM intensity control capabilities as the other ports.

**Table 3. Power-Up Configuration** 

REGISTER FUNCTION	POWER-UP CONDITION	ADDRESS CODE			RE	GIST	ER DA	TA		
		(HEX)	D7	D6	D5	D4	D3	D2	D1	D0
Blink phase 0 outputs P7-P0	High-impedance outputs	0x02	1	1	1	1	1	1	1	1
Blink phase 0 outputs P15-P8	High-impedance outputs	0x03	1	1	1	1	1	1	1	1
Ports configuration P7-P0	Ports P7-P0 are inputs	0x06	1	1	1	1	1	1	1	1
Ports configuration P15-P8	Ports P15-P8 are inputs	0x07	1	1	1	1	1	1	1	1
Blink phase 1 outputs P7-P0	High-impedance outputs	0x0A	1	1	1	1	1	1	1	1
Blink phase 1 outputs P15-P8	High-impedance outputs	0x0B	1	1	1	1	1	1	1	1
Master, O16 intensity	PWM oscillator is disabled; O16 is static logic output	0x0E	0	0	0	0	1	1	1	1
Configuration	INT/O16 is interrupt output; blink is disabled; global intensity is enabled	0x0F	0	0	0	0	1	1	0	0
Outputs intensity P1, P0	P1, P0 are static logic outputs	0x10	1	1	1	1	1	1	1	1
Outputs Intensity P3, P2	P3, P2 are static logic outputs	0x11	1	1	1	1	1	1	1	1
Outputs intensity P5, P4	P5, P4 are static logic outputs	0x12	1	1	1	1	1	1	1	1
Outputs intensity P7, P6	P7, P6 are static logic outputs	0x13	1	1	1	1	1	1	1	1
Outputs intensity P9, P8	P9, P8 are static logic outputs	0x14	1	1	1	1	1	1	1	1
Outputs intensity P11, P10	P11, P10 are static logic outputs	0x15	1	1	1	1	1	1	1	1
Outputs intensity P13, P12	P13, P12 are static logic outputs	0x16	1	1	1	1	1	1	1	1
Outputs intensity P15, P14	P15, P14 are static logic outputs	0x17	1	1	1	1	1	1	1	1

**Table 4. Configuration Register** 

REGISTER		ADDRESS CODE				REGISTI	ER DATA	1		
		(HEX)	D7	D6	D5	D4	D3	D2	D1	D0
CONFIGURATION	R/W		INTERRUPT STATUS	I	INTERRUPT	CONTROL AS GPO	INTERRUPT	GLOBAL	BLINK FLIP	BLINK ENABLE
Write device configuration	0	0x0F	ĪNT	Х	01	00		G	В	Е
Read back device configuration	1		IIN I	0	O1	00	•	G	В	
Disable blink	_		Χ	Χ	Х	Х	Х	Χ	Χ	0
Enable blink	_		X	Χ	Х	Х	Х	Х	Χ	1
Flip blink register (see text)	_		Х	Х	Х	Х	Х	Х	0	1
Flip blink register (see text)	_		Χ	Χ	Х	Х	Χ	Х	1	1

**Table 4. Configuration Register (continued)** 

REGISTER		ADDRESS CODE				REGISTI	ER DATA	1		
		(HEX)	D7	D6	D5	D4	D3	D2	D1	D0
CONFIGURATION	R/W		INTERRUPT STATUS	I	INTERRUPT	CONTROL AS GPO	INTERRUPT	GLOBAL	BLINK FLIP	BLINK ENABLE
Write device configuration	0		ĪNT	Х	01	00	ı	G	В	Е
Read back device configuration	1		IINI	0	O1	00		G	Ь	
Disable global intensity control—intensity is set by registers 0x10–0x17 for ports P0 through P15 when configured as outputs, and by D3–D0 of register 0x0E for INT/O16 when INT/O16 pin is configured as an output port	_		X	X	×	×	×	0	X	×
Enable global intensity control—intensity for all ports configured as outputs is set by D3–D0 of register 0x0E	_		X	X	X	X	X	1	X	Х
Disable data change interrupt—INT/O16 output is controlled by the O0 and O1 bits	_		Χ	Χ	X	X	0	Х	Χ	Х
Enable data change interrupt—INT/O16 output is controlled by port input data change	_	0x0F	X	X	X	X	1	X	X	Х
INT/O16 output is low (blink is disabled)	_		X	Χ	Χ	0	0	Х	Χ	0
INT/O16 output is high impedance (blink is disabled)	_		Χ	X	Х	1	0	Х	X	0
INT/O16 output is low during blink phase 0	_		Χ	Χ	Χ	0	0	X	Χ	1
INT/O16 output is high impedance during blink phase 0	_		Χ	Χ	X	1	0	Х	Χ	1
INT/O16 output is low during blink phase 1	_		Χ	Χ	0	Х	0	X	Χ	1
INT/O16 output is high impedance during blink phase 1	_		Χ	Χ	1	Χ	0	Х	Χ	1
Read-back data change interrupt status —data change is not detected, and INT/O16 output is high when interrupt enable (I bit) is set	1		0	0	X	X	X	X	X	X
Read-back data change interrupt status —data change is detected, and INT/O16 output is low when interrupt enable (I bit) is set	1		1	0	Х	Х	Х	Х	Х	Х

X = Don't care.

### **Table 5. Ports Configuration Registers**

REGISTER	R/W	ADDRESS CODE				REGISTE	ER DATA	1		
		(HEX)	D7	D6	D5	D4	D3	D2	D1	D0
Ports configuration P7–P0 (1 = input, 0 = output)	0	0x06	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
Read back ports configuration P7-P0	1									
Ports configuration P15–P8 (1 = input, 0 = output)	0	0x07	OP15	OP14	OP13	OP12	OP11	OP10	OP9	OP8
Read back ports configuration P15-P8	1									

### **Table 6. Input Ports Registers**

REGISTER	R/W	ADDRESS CODE				REGISTE	ER DATA	1		
		(HEX)	D7	D6	D5	D4	D3	D2	D1	D0
Read input ports P7-P0	1	0x00	IP7	IP6	IP5	IP4	IP3	IP2	IP1	IP0
Read input ports P15-P8	1	0x01	IP15	IP14	IP13	IP12	IP11	IP10	IP9	IP8

Set the interrupt enable I bit in the configuration register to configure INT/O16 as the INT output (Table 4). Clear interrupt enable to configure INT/O16 as the O16. O16 logic state is set by the 2 bits O1 and O0 in the configuration register. O16 follows the rules for blinking selected by the blink enable flag E in the configuration register. If blinking is disabled, then interrupt output control O0 alone sets the logic state of the INT/O16 pin. If blinking is enabled, then both interrupt output controls O0 and O1 set the logic state of the INT/O16 pin according to the blink phase. PWM intensity control for O16 is set by the 4 global intensity bits in the master and O16 intensity register (Table 13).

#### **Blink Mode**

In blink mode, the output ports can be flipped between using either the blink phase 0 registers or the blink phase 1 registers. Flip control is by software control (the blink flip flag B in the configuration register) (Table 4). If hardware flip control is needed, consider the MAX7314, which includes a BLINK input, as well as software control.

The blink function can be used for LED effects by programming different display patterns in the two sets of output port registers, and using the software or hardware controls to flip between the patterns.

If the blink phase 1 registers are written with 0xFF, then the BLINK input can be used as a hardware disable to, for example, instantly turn off an LED pattern programmed into the blink phase 0 registers. This technique can be further extended by driving the BLINK input with a PWM signal to modulate the LED current to provide fading effects.

The blink mode is enabled by setting the blink enable flag E in the configuration register (Table 4). When blink mode is enabled, the state of the blink flip flag sets the phase, and the output ports are set by either the blink phase 0 registers or the blink phase 1 registers (Table 7).

The blink mode is disabled by clearing the blink enable flag E in the configuration register (Table 4). When blink mode is disabled, the state of the blink flip flag is ignored, and the blink phase 0 registers alone control the output ports.

Table 7. Blink Controls

BLINK ENABLE FLAG E	BLINK FLIP FLAG B	BLINK FUNCTION	OUTPUT REGISTERS USED
0	X	Disabled	Blink phase 0 registers
4	0	Enabled	Blink phase 0 registers
	1	Enabled	Blink phase 1 registers

X = Don't care.

#### **Blink Phase Registers**

When the blink function is disabled, the two blink phase 0 registers set the logic levels of the 16 ports (P0 through P15) when configured as outputs (Table 8). A duplicate pair of registers called the blink phase 1 registers are also used if the blink function is enabled (Table 9). A logic high sets the appropriate output port high impedance, while a logic low makes the port go low.

Reading a blink phase register reads the value stored in the register, not the actual port condition. The port output itself may or may not be at a valid logic level, depending on the external load connected.

The 17th output, O16, is controlled through 2 bits in the configuration register, which provide the same static or blink control as the other 16 output ports.

#### **PWM Intensity Control**

The MAX7313 includes an internal oscillator, nominally 32kHz, to generate PWM timing for LED intensity control or other applications such as PWM trim DACs. PWM can be disabled entirely for all the outputs. In this case, all outputs are static and the MAX7313 operating current is lowest because the internal PWM oscillator is turned off.

The MAX7313 can be configured to provide any combination of PWM outputs and glitch-free logic outputs.

Each PWM output has an individual 4-bit intensity control (Table 14). When all outputs are to be used with the same PWM setting, the outputs can be controlled together instead using the global intensity control (Table 13). Table 10 shows how to set up the MAX7313 to suit a particular application.

### **PWM Timing**

The PWM control uses a 240-step PWM period, divided into 15 master intensity timeslots. Each master intensity timeslot is divided further into 16 PWM cycles (Figure 11).

The master intensity operates as a gate, allowing the individual output settings to be enabled from 1 to 15 timeslots per PWM period (Figures 12, 13, 14) (Table 13).

Each output's individual 4-bit intensity control only operates during the number of timeslots gated by the master intensity. The individual controls provide 16 intensity settings from 1/16 through 16/16 (Table 14).

Figures 15, 16, and 17 show examples of individual intensity control settings. The highest value an individual or global setting can be set to is 16/16. This setting forces the output to ignore the master control, and follow the logic level set by the appropriate blink phase register bit. The output becomes a glitch-free static output with no PWM.

Table 8. Blink Phase 0 Registers

REGISTER	R/W	ADDRESS CODE				REGISTE	ER DATA	1		
		(HEX)	D7	D6	D5	D4	D3	D2	D1	D0
Write outputs P7-P0 phase 0	0	0x02	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
Read back outputs P7-P0 phase 0	1	UXUZ	OP7	OP6	OPS	UP4	UP3	UP2	OPT	OPU
Write outputs P15-P8 phase 0	0	0x03	OP15	OP14	OP13	OP12	OP11	OP10	OP9	OP8
Read back outputs P15-P8 phase 0	1	UXU3	UP 15	UP 14	UP 13	UP 12	OPTI	0210	029	UP8

### Table 9. Blink Phase 1 Registers

REGISTER	R/W	ADDRESS CODE			ļ	REGISTE	ER DATA	1		
		(HEX)	D7	D6	D5	D4	D3	D2	D1	D0
Write outputs P7-P0 phase 1	0	0x0A	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
Read back outputs P7-P0 phase 1	1	UXUA	OP7	OP6	OPS	UP4	UP3	UP2	OPT	OPU
Write outputs P15-P8 phase 0	0	0x03	OP15	OP14	OP13	OP12	OP11	OP10	OP9	OP8
Read back outputs P15-P8 phase 1	1	UXUS	OP 15	OP 14	OP 13	UP 12	OPTI	OP10	OP9	UPO

### **Table 10. PWM Application Scenarios**

APPLICATION	RECOMMENDED CONFIGURATION
All outputs static without PWM	Set the master, O16 intensity register 0x0E to any value 0x00 to 0x0F.  The global intensity G bit in the configuration register is don't care.  The output intensity registers 0x10 through 0x17 are don't care.
A mix of static and PWM outputs, with PWM outputs using different PWM settings	Set the master, O16 intensity register 0x0E to any value from 0x10 to 0xFF.  Clear global intensity G bit to 0 in the configuration register to disable global intensity control.  For the static outputs, set the output intensity value to 0xF.  For the PWM outputs, set the output intensity value in the range 0x0 to 0xE.
A mix of static and PWM outputs, with PWM outputs all using the same PWM setting	As above. Global intensity control cannot be used with a mix of static and PWM outputs, so write the individual intensity registers with the same PWM value.
All outputs PWM using the same PWM setting	Set the master, O16 intensity register 0x0E to any value except from 0x10 to 0xFF.  Set global intensity G bit to 1 in the configuration register to enable global intensity control.  The master, O16 intensity register 0x0E is the only intensity register used.  The output intensity registers 0x10 through 0x17 are don't care.




Figure 11. PWM Timing



Figure 12. Master Set to 1/15



Figure 14. Master Set to 15/15




Figure 13. Master Set to 14/15




Figure 15. Individual (or Global) Set to 1/16

						MAS	STEF	R IN	ΓEN	SITY	TIN	1ESL	_OT										N	EXT	MAS <sup>*</sup>	TER I	NTE	NSIT	Y TII	MES	LOT			
_	1	2	)	3	4	5	6		7	8	9	10	11	12	13	14	15	16	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16

Figure 16. Individual (or Global) Set to 15/16

_														M	ASTE	ER IN	ITEN	SIT	ΥT	IMES	LOT	CO	NTF	ROL	. IS I	GNO	RED											
_	1	í	2	3	4	5	5	6	7	8	В	9	10	11	12	13	14	1 -	15	16	1	2		3	4	5	6	7	8	9	10	11	12	13	3 1	4	15	16
										_																												

Figure 17. Individual (or Global) Set to 16/16

### **Table 11. PWM Intensity Settings (Blink Disabled)**

OUTPUT (OR GLOBAL) INTENSITY	OUTPUT BLI	TY CYCLE NK PHASE 0 R BIT = 0	LED BEHAVIOR WHEN OUTPUT BLINK PHASE 0 REGISTER BIT = 0 (LED IS ON WHEN		TY CYCLE INK PHASE 0 IR BIT = 1	LED BEHAVIOR WHEN OUTPUT BLINK PHASE 0 REGISTER BIT = 1 (LED IS ON WHEN
SETTING	LOW TIME	HIGH TIME	OUTPUT IS LOW)	LOW TIME	HIGH TIME	OUTPUT IS LOW)
0x0	1/16	15/16	Lowest PWM intensity	15/16	1/16	Highest PWM intensity
0x1	2/16	14/16		14/16	2/16	
0x2	3/16	13/16		13/16	3/16	
0x3	4/16	12/16	>	12/16	4/16	<b>↑</b>
0x4	5/16	11/16	nsit	11/16	5/16	
0x5	6/16	10/16	inte	10/16	6/16	ens
0x6	7/16	9/16	PWM intensity	9/16	7/16	Increasing PWM intensity
0x7	8/16	8/16		8/16	8/16	N
0x8	9/16	7/16	ısine	7/16	9/16	g B
0x9	10/16	6/16	crea	6/16	10/16	asir
0xA	11/16	5/16	✓ Increasing	5/16	11/16	ICre
0xB	12/16	4/16	<b>V</b>	4/16	12/16	드
0xC	13/16	3/16		3/16	13/16	
0xD	14/16	2/16		2/16	14/16	
0xE	15/16	1/16	Highest PWM intensity	1/16	15/16	Lowest PWM intensity
0xF	Static low	Static low	Full intensity, no PWM (LED on continuously)	Static high impedance	Static high impedance	LED off continuously

#### Using PWM Intensity Controls with Blink Disabled

When blink is disabled (Table 7), the blink phase 0 registers specify each output's logic level during the PWM on-time (Table 8). The effect of setting an output's blink phase 0 register bit to 0 or 1 is shown in Table 11. With its output bit set to zero, an LED can be controlled with 16 intensity settings from 1/16th duty through fully on, but cannot be turned fully off using the PWM intensity control. With its output bit set to 1, an LED can be controlled with 16 intensity settings from fully off through 15/16th duty.

#### Using PWM Intensity Controls with Blink Enabled

When blink is enabled (Table 7), the blink phase 0 registers and blink phase 1 registers specify each output's logic level during the PWM on-time during the respective blink phases (Tables 8 and 9). The effect of setting an output's blink phase x register bit to 0 or 1 is shown in Table 12. LEDs can be flipped between either directly on and off, or between a variety of high/low PWM intensities.

#### Global/O16 Intensity Control

The 4 bits used for output O16's PWM individual intensity setting also double as the global intensity control (Table 13). Global intensity simplifies the PWM settings when the application requires them all to be the same, such as for backlight applications, by replacing the 17 individual settings with 1 setting. Global intensity is enabled with the Global Intensity flag G in the configuration register (Table 4). When global PWM control is used, the 4 bits of master intensity and 4 bits of global intensity effectively combine to provide an 8 bit, 240-step intensity control applying to all outputs.

It is not possible to apply global PWM control to a subset of the ports, and use the others as logic outputs. To mix static logic outputs and PWM outputs, individual PWM control must be selected (Table 10).

**Table 12. PWM Intensity Settings (Blink Enabled)** 

OUTPUT	PWM DUT	TY CYCLE		Y CYCLE		D BLINK BEHAVIOR I OUTPUT IS LOW)
(OR GLOBAL) INTENSITY	PHA	SE X R BIT = 0	PHA REGISTE	SE X	BLINK PHASE 0 REGISTER BIT = 0	BLINK PHASE 0 REGISTER BIT = 1
SETTING	LOW TIME	HIGH TIME	LOW TIME	HIGH TIME	BLINK PHASE 1 REGISTER BIT = 1	BLINK PHASE 1 REGISTER BIT = 0
0x0	1/16	15/16	15/16	1/16		
0x1	2/16	14/16	14/16	2/16		
0x2	3/16	13/16	13/16	3/16	D. 0.15D	B. 0.155
0x3	4/16	12/16	12/16	4/16	Phase 0: LED on at low intensity Phase 1: LED on at high intensity	Phase 0: LED on at high intensity  Phase 1: LED on at low intensity
0x4	5/16	11/16	11/16	5/16	Thase I. LED on achign intensity	Thase I. LLD on at low intensity
0x5	6/16	10/16	10/16	6/16		
0x6	7/16	9/16	9/16	7/16		
0x7	8/16	8/16	8/16	8/16	Output is half intensity of	during both blink phases
0x8	9/16	7/16	7/16	9/16		
0x9	10/16	6/16	6/16	10/16		
0xA	11/16	5/16	5/16	11/16	5. 0.155	D. 0.155
0xB	12/16	4/16	4/16	12/16	Phase 0: LED on at high intensity  Phase 1: LED on at low intensity	Phase 0: LED on at low intensity Phase 1: LED on at high intensity
0xC	13/16	3/16	3/16	13/16	Thase I. LED on at low intensity	THASE I. LED OH ALTIIGH INLEHSILY
0xD	14/16	2/16	2/16	14/16		
0xE	15/16	1/16	1/16	15/16		
0xF	Static low	Static low	Static high impedance	Static high impedance	Phase 0: LED on continuously Phase 1: LED off continuously	Phase 0: LED off continuously Phase 1: LED on continuously

Table 13. Master, O16 Intensity Register

REGISTER		ADDRESS CODE				REGISTI	ER DATA	<b>\</b>		
	R/W	(HEX)	D7	D6	D5	D4	D3	D2	D1	D0
MASTER AND GLOBAL INTENSITY			MSB			LSB	MSB			LSB
MASTER AND GLOBAL INTENSITY			M	ASTER I	NTENSI	ΓΥ		<b>O16 INT</b>	ENSITY	
Write master and global intensity	0		МЗ	M2	M1	MO	G3	G2	G1	G0
Read back master and global intensity	1		IVIO	IVIZ	IVI I	IVIO	GS	G2	GT	GU
Master intensity duty cycle is 0/15 (off); internal oscillator is disabled; all outputs will be static with no PWM	_		0	0	0	0	_	_	_	_
Master intensity duty cycle is 1/15	_		0	0	0	1	_	_	_	_
Master intensity duty cycle is 2/15	_		0	0	1	0	_	_	_	_
Master intensity duty cycle is 3/15	_		0	0	1	1	_	_	_	_
_	_		_	_		_	_	_	_	_
Master intensity duty cycle is 13/15	_	0X0E	1	1	0	1	_	_	_	
Master intensity duty cycle is 14/15	_		1	1	1	0	_	_	_	_
Master intensity duty cycle is 15/15 (full)	_		1	1	1	1	_	_	_	
O16 intensity duty cycle is 1/16	_			_	_		0	0	0	0
O16 intensity duty cycle is 2/16	_			_	_		0	0	0	1
O16 intensity duty cycle is 3/16	_			_	_	_	0	0	1	0
_	_			_	_	_	_	_	_	_
O16 intensity duty cycle is 14/16					_		1	1	0	1
O16 intensity duty cycle is 15/16	_					_	1	1	1	0
O16 intensity duty cycle is 16/16 (static output, no PWM)	_		_	_	_	_	1	1	1	1

### Applications Information

#### **Hot Insertion**

I/O ports P0–P15, interrupt output  $\overline{\text{INT}}/016$ , and serial interface SDA, SCL, AD0–2 remain high impedance with up to 6V asserted on them when the MAX7313 is powered down (V+ = 0V). The MAX7313 can therefore be used in hot-swap applications.

#### **Output Level Translation**

The open-drain output architecture allows the ports to level translate the outputs to higher or lower voltages than the MAX7313 supply. An external pullup resistor can be used on any output to convert the high-impedance logic-high condition to a positive voltage level. The resistor can be connected to any voltage up to 5.5V. For interfacing CMOS inputs, a pullup resistor value of  $220k\Omega$  is a good starting point. Use a lower

resistance to improve noise immunity, in applications where power consumption is less critical, or where a faster rise time is needed for a given capacitive load.

#### Compatibility with MAX7311

The MAX7313 is pin compatible and software compatible with the standard register structure used by MAX7311, PCA9535, and PCA9555. However, some MAX7311 functions are not implemented in the MAX7313, and the MAX7313's PWM and blink functionality is not supported in the MAX7311. Software compatibility is clearly not 100%, but the MAX7313 was designed so the subset (omitted) features default to the same power-up behavior as the MAX7311, PCA9535, and PCA9555, and superset features do not use existing registers in a different way. In practice, many applications can use the MAX7313 as a drop-in replacement for the MAX7311.

**Table 14. Output Intensity Registers** 

REGISTER		ADDRESS CODE				REGISTI	ER DATA	١		
	R/W	(HEX)	D7	D6	D5	D4	D3	D2	D1	D0
OUTDUTO DA DO INITENDITY			MSB		_	LSB	MSB	_		LSB
OUTPUTS P1, P0 INTENSITY			OU	TPUT P1	INTENS	SITY	ου	TPUT PO	INTENS	ITY
Write output P1, P0 intensity	0		Datio	Dallo	Dalla	Dalo	DOIO	DOIO	DOIA	DOLO
Read back output P1, P0 intensity	1		P1I3	P1I2	P1I1	P1I0	P0I3	P012	P0I1	P010
Output P1 intensity duty cycle is 1/16	_		0	0	0	0	_	—	_	_
Output P1 intensity duty cycle is 2/16	_		0	0	0	1	_	_	_	_
Output P1 intensity duty cycle is 3/16	_		0	0	1	0	_	_		_
_	_		_	_	_	_	_	_	_	_
Output P1 intensity duty cycle is 14/16	_		1	1	0	1	_	_	_	_
Output P1 intensity duty cycle is 15/16	_		1	1	1	0	_	_	_	_
Output P1 intensity duty cycle is 16/16 (static logic level, no PWM)	_	0X10	1	1	1	1	_	_	_	_
	•				•					
Output P0 intensity duty cycle is 1/16	_		_	_	_	_	0	0	0	0
Output P0 intensity duty cycle is 2/16	_		_	_	_	_	0	0	0	1
Output P0 intensity duty cycle is 3/16	<u> </u>		_		<u> </u>		0	0	1	0
_	_		_		_	_	_	_	_	_
Output P0 intensity duty cycle is 14/16	_		_		_	_	1	1	0	1
Output P0 intensity duty cycle is 15/16	-		_	_	_	_	1	1	1	0
Output P0 intensity duty cycle is 16/16 (static logic level, no PWM)	_		_	_	_	_	1	1	1	1
					•		•			
OUTPUTS P3, P2 INTENSITY			MSB OU	TPUT P3	INTENS	LSB	MSB OU	TPUT P2	INTENS	LSB
Write output P3, P2 intensity	0	0x11	Dala	Dolo	DOLL	Dolo	Dolo	Dolo	DOLL	Dolo
Read back output P3, P2 intensity	1		P3I3	P3I2	P3I1	P3I0	P2l3	P2I2	P2l1	P2I0
			MOD			1.00	MOD			1.00
OUTPUTS P5, P4 INTENSITY		0.40	MSB OU	TPUT PS	INTENS	LSB	MSB OU	TPUT P4	INTENS	LSB
Write output P5, P4 intensity	0	0x12	DEIO	DEIO	DELI	DEIO	D410	D410	DAIA	D410
Read back output P5, P4 intensity	1		P5I3	P5I2	P5I1	P5I0	P4I3	P4I2	P4I1	P4I0
			MSB			LSB	MSB			LSB
OUTPUTS P7, P6 INTENSITY		0.15		TPUT P7	'INTENS			TPUT P	INTENS	
Write output P7, P6 intensity	0	0x13	D710	D710	D71.4	D710	Dele	Dele	DOLL	DOLO
Read back output P7, P6 intensity	1		P7I3	P7I2	P7I1	P7I0	P6I3	P6I2	P6I1	P6I0

MIXKM ......

**Table 14. Output Intensity Registers (continued)** 

REGISTER		ADDRESS CODE				REGISTI	ER DATA	1		
	R/W	(HEX)	D7	D6	D5	D4	D3	D2	D1	D0
OUTDUTE DO DO INTENCITY			MSB			LSB	MSB			LSB
OUTPUTS P9, P8 INTENSITY		0x14	OU.	TPUT P9	INTENS	SITY	ου	TPUT P8	INTENS	SITY
Write output P9, P8 intensity	0	UX 14	P9I3	P9I2	P911	DOLO	P8I3	P812	P811	P810
Read back output P9, P8 intensity	1		P913	P912	P911	P910	P813	P012	POII	P810
			MSB			LSB	MSB			LSB
OUTPUTS P11, P10 INTENSITY		0.45	OUT	PUT P1	1 INTENS	SITY	OUT	TPUT P1	O INTENS	SITY
Write output P11, P10 intensity	0	0x15	D.4.416	54416	5.444	D. 4.10	D.1010	Diolo	D.4.0.1.4	D.4.0.10
Read back output P11, P10 intensity	1		P11I3	P11I2	P11I1	P11I0	P10l3	P10I2	P10I1	P10I0
OUTPUTS 13, P12 INTENSITY			MSB OUT	PUT P1:	3 INTENS	LSB SITY	MSB OU	FPUT P1:	2 INTENS	LSB SITY
Write output P13, P12 intensity	0	0x16								
Read back output P13, P12 intensity	1		P13I3	P13I2	P13I1	P13I0	P12l3	P12I2	P12I1	P12I0
							ı			
OUTPUTS P15, P14 INTENSITY			MSB			LSB	MSB			LSB
		0x17	OUT	PUT P1	5 INTENS	SITY	OUT	FPUT P1	4 INTENS	SITY
Write output P15, P14intensity	0	0,117	P15I3	P15I2	P15I1	P15I0	P14I3	P14I2	P14l1	P14I0
Read back output P15, P14 intensity	1		1 1010	1 1012	1 1311	1 1010	1 1410	1 1412	1 1411	1 1410
OUTPUT O16 INTENSITY				See	master, C	)16 inten	sity regis	ter (Table	e 13).	

### Table 15. MAX7311, PCA9535, and PCA9555 Register Compatibility

MAX7311, PCA9535, PCA9555 REGISTER	ADDRESS	MAX7313 IMPLEMENTATION	MAX7311, PCA9535, PCA9555 IMPLEMENTATION	COMMENTS
Inputs P15-P0	0x00, 0x01	Inputs registers	Implemented	Same functionality
Outputs P15-P0	0x02, 0x03	Blink phase 0 registers	Implemented	Same functionality
Polarity inversion	0x04, 0x05	Not implemented; register writes are ignored; register reads return 0x00	Implemented; power-up default is 0x00	If polarity inversion feature is unused, MAX7313 defaults to correct state
Configuration	0x06, 0x07	Ports configuration registers	Not implemented	Same functionality
No registers	0x0B, 0x0C	Blink phase 1 registers	Not implemented	
No register	0x0E	Master, O16 intensity register	Not implemented	Power-up default disables
No register	0x0F	Configuration register	Not implemented	the blink and intensity (PWM) features
No registers	0x10-0x17	Outputs intensity registers	Not implemented	(,

### **Driving LED Loads**

When driving LEDs, a resistor in series with the LED must be used to limit the LED current to no more than 50mA. Choose the resistor value according to the following formula:

where:

RLED is the resistance of the resistor in series with the LED  $(\Omega)$ .

V<sub>SUPPLY</sub> is the supply voltage used to drive the LED (V). V<sub>LED</sub> is the forward voltage of the LED (V).

 $V_{OL}$  is the output low voltage of the MAX7313 when sinking  $I_{LED}$  (V).

ILED is the desired operating current of the LED (A).

For example, to operate a 2.2V red LED at 14mA from a 5V supply,  $R_{LED} = (5 - 2.2 - 0.25) / 0.014 = 182\Omega$ .

### **Driving Load Currents Higher than 50mA**

The MAX7313 can be used to drive loads drawing more than 50mA, like relays and high-current white LEDs, by paralleling outputs. Use at least one output per 50mA of load current; for example, a 5V 330mW relay draws 66mA and needs two paralleled outputs to drive it. Ensure that the paralleled outputs chosen are controlled by the same blink phase register, i.e., select outputs from the P0 through P7 range, or the P8 through P15 range. This way, the paralleled outputs are turned on and off together. Do not use output O16 as part of a load-sharing design. O16 cannot be switched at the same time as any of the other outputs because it is controlled by a different register.

The MAX7313 must be protected from the negative voltage transient generated when switching off inductive loads, such as relays, by connecting a reverse-biased diode across the inductive load (Figure 18). The peak current through the diode is the inductive load's operating current.

### **Power-Supply Considerations**

The MAX7313 operates with a power-supply voltage of 2V to 3.6V. Bypass the power supply to GND with at least  $0.047\mu F$  as close to the device as possible.

For the QFN version, connect the underside exposed pad to GND.





Figure 18. Diode-Protected Switching Inductive Load

### **Typical Application Circuit**



### Pin Configurations (continued)

#### TOP VIEW INT/016 1 24 V+ 23 SDA AD1 2 AD2 3 22 SCL P0 4 MIXLM 21 AD0 MAX7313AEG P1 5 20 P15 P2 6 19 P14 18 P13 P3 7 17 P12 P4 8 16 P11 P5 9 P6 10 15 P10 14 P9 P7 11 GND 12 13 P8 QSOP

### \_Chip Information


TRANSISTOR COUNT: 25,991

PROCESS: BiCMOS


### **Package Information**


QSOP.I

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)



	INCH	ES	MILLIM	IETERS
DIM	MIN	MAX	MIN	MAX
Α	.061	.068	1.55	1.73
A1	.004	.0098	0.102	0.249
A2	.055	.061	1.40	1.55
В	.008	.012	0.20	0.30
С	.0075	.0098	0.191	0.249
D		SEE VA	RIATION:	2
Ε	.150	.157	3.81	3.99
е	.025	BSC	0.635	BSC
Н	.230	.244	5.84	6.20
h	.010	.016	0.25	0.41
L	.016	.035	0.41	0.89
N		SEE VA	RIATION	2
α	0*	8*	0*	8*





#### VARIATIONS:

	INCHE	2	MILLIM	ETERS		
	MIN.	MAX.	MIN.	MAX.	N	
D	.189	.196	4.80	4.98	16	ΑB
S	.0020	.0070	0.05	0.18		
D	.337	.344	8.56	8.74	20	AD
S	.0500	.0550	1.270	1.397		
D	.337	.344	8.56	8.74	24	ΑE
S	.0250	.0300	0.635	0.762		
D	.386	.393	9.80	9.98	28	AF
S	.0250	.0300	0.635	0.762		

- 1). D & E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.
- 2). MOLD FLASH OR PROTRUSIONS NOT TO EXCEED .006" PER SIDE.
- 3). CONTROLLING DIMENSIONS: INCHES. 4). MEETS JEDEC MO137.

DALLAS / I / I / I / I / I / I / I / I / I /	
----------------------------------------------	--


PACKAGE OUTLINE, QSOP .150", .025" LEAD PITCH

DOCUMENT CONTROL NO. 21-0055 Ε

MIXIM

### Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to <a href="https://www.maxim-ic.com/packages">www.maxim-ic.com/packages</a>.)



				COMP	10N	DIME	ISN	INS								Ш	E	XPOS	SED	PAD	VAR	ITAI	DNS	
PKG	12	2L 4x4	4	16	L 4x	4	20	L 4x4	4	2.	4L 4>	:4	28	8L 4×	4	1 1	DVC.		135			E5		DOWN BONDS
REF.	MIN.	NDM.	MAX.	MIN.	NDM.	MAX.	MIN.	NDM.	MAX.	MIN.	NDM.	MAX.	MIN.	NDM.	MAX.	1	PKG. CODES	MIN.	NOM.	MAX.	MIN.	NDM.	MAX.	ALLOVE
A	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	] [	T1244-2	1.95	2.10	2.25	1.95	2.10	2.25	NO
A1	0.0	9.02	0.05	0.0	20.0	0.05	0.0	0.02	0.05	0.0	0.02	0.05	0.0	0.02	0.05	ll	T1244-3	1.95	2.10	2.25	1.95	2.10	2.25	YES
2A	0	.20 REF	F	0.	20 RE	F	0.	20 REF	F	٥	20 RE	F	0	.20 RE	F	IJ	T1244-4	1.95	2.10	2.25	1.95	2.10	2.25	ND
b	0.25	0.30	0.35	0.25	0.30	0.35	0.20	0.25	0.30	0.18	0.23	0.30	0.15	0.20	0.25	IJ	T1644-2	1.95	2.10	2.25	1.95	2.10	2.25	NO
D	3,90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10		T1644-3	1.95	2.10	2.25	1.95	2.10	2.25	YES
E	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10		T1644-4	1.95	2.10	2.25	1.95	2.10	2.25	NO
e	_	28 08.0	-	_	65 BS		-	50 BSC		_	.50 BS		_	1.40 BS	_		T2044-1	1.95	2.10	2.25	1.95	2.10	2.25	NO
k	0.25	-	-	0.25	-	-	0.25	-	-	0.25	-	-	0.25	-	-	1	T2044-2	1.95	2.10	2.25	1.95	2.10	2.25	YES
L	0.45	0.55	0.65	0.45	0.55	0.65	0.45	0.55	0.65	0.30	0.40	0.50	0.30	0.40	0.50	1	T2044-3	1.95	2.10	2.25	1.95	2.10	2.25	NO
N	-	12			16		_	50		-	24		-	28	$\dashv$	1	T2444-1	2.45	2.60	2.63	2.45	2.60	2.63	NO
ND	-	3			4		_	5		-	6		_	7	$\dashv$	1	T2444-2	1.95	2.10	2.25	1.95	2.10	2.25	YES
NE Jedec Vor.	$\vdash$	3 ∀GGB			4 VGGC		Ь.	5 /GGD-1		-	6 WGGD-	_	_	7 WGGE	-	1	T2444-3	2.45	2.60	2.63	2.45	2.60	2.63	YES
Var.		WUUD			WUUL			ו-עטט-ו			WUUD-	2	_	WUUL		IJ	T2444-4	2.45	2.60	2.63	2.45	2.60	2.63	NO
2.	DIMENS ALL DIN N IS TI	ioning Mension He tota	NS ARE	IN MI	LUMETE OF TERM	ERS. A	NGLES	ARE IN	DEGR	EES.						l	T2844-1	2.50	2.60	2.70	2.50	2.60	2.70	NO.
1. 2. 3. 4. 5. 7.	DIMENS ALL DIM N IS TI THE TE JESD 9 THE ZO DIMENS FROM 1 ND AND DEPOPL	MENSION	NS ARE AL NUM #1 ID PP-012 ICATED APPLIE IL TIP, IEFER APPLIE APPLIE	IN MI MBER C ENTIFIE DETA THE S TO M TO THE DSSIBLE S TO T	LUMETE F TERI R AND ILS OF TERMIN RETALLI NUMB IN A	ERS. AMMINALS TERMIN TE	NAL NU NAL #1 IDENTIF RMINAL TERMIN TRICAL HEAT	MBERIN IDENTIFIER MA AND I: MALS OF	DEGR NG COI FIER AI AY BE IS MEA N EAC ON.	EES.  MENTIK RE OPT EITHEF SURED H D A	NONAL, RAMO BETWO	BUT M LD OR EEN O.: SIDE RE	UST BE MARKI 25 mm SPECTI MINALS	E LOCAT ED FEA 1 AND TVELY.	TURE. 0.30 m			2.50	2.60	2.70	2.50	2.60	2.70	į NU

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.