

## 74VCX32500

### Low Voltage 36-Bit Universal Bus Transceivers with 3.6V Tolerant Inputs and Outputs

#### General Description

The VCX32500 is an 36-bit universal bus transceiver which combines D-type latches and D-type flip-flops to allow data flow in transparent, latched, and clocked modes.

Data flow in each direction is controlled by output-enable ( $\overline{OEAB}$  and  $\overline{OEBA}$ ), latch-enable (LEAB and LEBA), and clock ( $\overline{CLKAB}$  and  $\overline{CLKBA}$ ) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is HIGH. When LEAB is LOW, the A data is latched if  $\overline{CLKAB}$  is held at a HIGH or LOW logic level. If LEAB is LOW, the A bus data is stored in the latch/flip-flop on the HIGH-to-LOW transition of  $\overline{CLKAB}$ . When OEAB is HIGH, the outputs are active. When OEAB is LOW, the outputs are in a high-impedance state.

Data flow for B to A is similar to that of A to B but uses  $\overline{OEBA}$ , LEBA, and  $\overline{CLKBA}$ . The output enables are complementary ( $\overline{OEAB}$  is active HIGH and  $\overline{OEBA}$  is active LOW).

The VCX32500 is designed for low voltage (1.65V to 3.6V)  $V_{CC}$  applications with I/O capability up to 3.6V.

The 74VCX32500 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining low CMOS power dissipation.

#### Features

- 1.65V–3.6V  $V_{CC}$  supply operation
  - 3.6V tolerant inputs and outputs
  - $t_{PD}$  (A to B, B to A)
    - 2.9 ns max for 3.0V to 3.6V  $V_{CC}$
    - 3.5 ns max for 2.3V to 2.7V  $V_{CC}$
    - 7.0 ns max for 1.65V to 1.95V  $V_{CC}$
  - Power-down high impedance inputs and outputs
  - Supports live insertion/withdrawal (Note 1)
  - Static Drive ( $I_{OH}/I_{OL}$ )
    - $\pm 24$  mA @ 3.0V  $V_{CC}$
    - $\pm 18$  mA @ 2.3V  $V_{CC}$
    - $\pm 6$  mA @ 1.65V  $V_{CC}$
  - Uses patented noise/EMI reduction circuitry
  - Latchup performance exceeds 300 mA
  - ESD performance:
    - Human body model > 2000V
    - Machine model > 200V
  - Packaged in plastic Fine-Pitch Ball Grid Array (FBGA)
- Note 1:** To ensure the high-impedance state during power up or power down,  $\overline{OEBA}$  should be tied to  $V_{CC}$  through a pull-up resistor and  $\overline{OEAB}$  should be tied to GND through a pull-down resistors; the minimum value of the resistor is determined by the current-sourcing capability of the driver.


#### Ordering Code:

Order Number	Package Number	Package Description
74VCX32500GX (Note 2)	BGA114A	114-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide [Tape and Reel]

**Note 2:** BGA package available in Tape and Reel only.

74VCX32500 Low Voltage 36-Bit Universal Bus Transceivers with 3.6V Tolerant Inputs and Outputs

### Connection Diagram



(Top Thru View)

### FBGA Pin Assignments

	1	2	3	4	5	6
<b>A</b>	1A <sub>2</sub>	1A <sub>1</sub>	LEAB <sub>1</sub>	CLKAB <sub>1</sub>	1B <sub>1</sub>	1B <sub>2</sub>
<b>B</b>	1A <sub>4</sub>	1A <sub>3</sub>	OEAB <sub>1</sub>	GND	1B <sub>3</sub>	1B <sub>4</sub>
<b>C</b>	1A <sub>6</sub>	1A <sub>5</sub>	GND	GND	1B <sub>5</sub>	1B <sub>6</sub>
<b>D</b>	1A <sub>8</sub>	1A <sub>7</sub>	V <sub>CC</sub>	V <sub>CC</sub>	1B <sub>7</sub>	1B <sub>8</sub>
<b>E</b>	1A <sub>10</sub>	1A <sub>9</sub>	GND	GND	1B <sub>9</sub>	1B <sub>10</sub>
<b>F</b>	1A <sub>12</sub>	1A <sub>11</sub>	GND	GND	1B <sub>11</sub>	1B <sub>12</sub>
<b>G</b>	1A <sub>14</sub>	1A <sub>13</sub>	V <sub>CC</sub>	V <sub>CC</sub>	1B <sub>13</sub>	1B <sub>14</sub>
<b>H</b>	1A <sub>15</sub>	1A <sub>16</sub>	GND	GND	1B <sub>16</sub>	1B <sub>15</sub>
<b>J</b>	1A <sub>17</sub>	1A <sub>18</sub>	OEBA <sub>1</sub>	CLKBA <sub>1</sub>	1B <sub>18</sub>	1B <sub>17</sub>
<b>K</b>	NC	LEAB <sub>2</sub>	LEBA <sub>1</sub>	GND	CLKAB <sub>2</sub>	NC
<b>L</b>	2A <sub>2</sub>	2A <sub>1</sub>	OEAB <sub>2</sub>	GND	2B <sub>1</sub>	2B <sub>2</sub>
<b>M</b>	2A <sub>4</sub>	2A <sub>3</sub>	GND	GND	2B <sub>3</sub>	2B <sub>4</sub>
<b>N</b>	2A <sub>6</sub>	2A <sub>5</sub>	V <sub>CC</sub>	V <sub>CC</sub>	2B <sub>5</sub>	2B <sub>6</sub>
<b>P</b>	2A <sub>8</sub>	2A <sub>7</sub>	GND	GND	2B <sub>7</sub>	2B <sub>8</sub>
<b>R</b>	2A <sub>10</sub>	2A <sub>9</sub>	GND	GND	2B <sub>9</sub>	2B <sub>10</sub>
<b>T</b>	2A <sub>12</sub>	2A <sub>11</sub>	V <sub>CC</sub>	V <sub>CC</sub>	2B <sub>11</sub>	2B <sub>12</sub>
<b>U</b>	2A <sub>14</sub>	2A <sub>13</sub>	GND	GND	2B <sub>13</sub>	2B <sub>14</sub>
<b>V</b>	2A <sub>15</sub>	2A <sub>16</sub>	OEBA <sub>2</sub>	CLKBA <sub>2</sub>	2B <sub>16</sub>	2B <sub>15</sub>
<b>W</b>	2A <sub>17</sub>	2A <sub>18</sub>	LEBA <sub>2</sub>	GND	2B <sub>18</sub>	2B <sub>17</sub>

### Pin Descriptions

Pin Names	Description
OEAB <sub>n</sub>	Output Enable Input for A to B Direction (Active HIGH)
OEBA <sub>n</sub>	Output Enable Input for B to A Direction (Active LOW)
LEAB <sub>n</sub> , LEBA <sub>n</sub>	Latch Enable Inputs
CLKAB <sub>n</sub> , CLKBA <sub>n</sub>	Clock Inputs
1A <sub>1</sub> –1A <sub>18</sub> 2A <sub>1</sub> –2A <sub>18</sub>	Side A Inputs or 3-STATE Outputs
1B <sub>1</sub> –1B <sub>18</sub> 2B <sub>1</sub> –2B <sub>18</sub>	Side B Inputs or 3-STATE Outputs

### Function Table (Note 3)

Inputs				Outputs
OEAB <sub>n</sub>	LEAB <sub>n</sub>	CLKAB <sub>n</sub>	A <sub>n</sub>	B <sub>n</sub>
L	X	X	X	Z
H	H	X	L	L
H	H	X	H	H
H	L	↓	L	L
H	L	↓	H	H
H	L	H	X	B <sub>0</sub> (Note 4)
H	L	L	X	B <sub>0</sub> (Note 5)



H = HIGH Voltage Level  
 L = LOW Voltage Level  
 X = Immaterial (HIGH or LOW, inputs may not float)  
 Z = High Impedance

**Note 3:** A-to-B data flow is shown; B-to-A flow is similar but uses OEBA, LEBA and CLKBA. OEBA is active LOW.

**Note 4:** Output level before the indicated steady-state input conditions were established.

**Note 5:** Output level before the indicated steady-state input conditions were established, provided that CLKAB was LOW before LEAB went LOW.

Logic Diagrams



**Absolute Maximum Ratings** (Note 6)

Supply Voltage ( $V_{CC}$ )	-0.5V to +4.6V
DC Input Voltage ( $V_I$ )	-0.5V to +4.6V
Output Voltage ( $V_O$ )	
Outputs 3-STATE	-0.5V to +4.6V
Outputs Active (Note 7)	-0.5 to $V_{CC} + 0.5V$
DC Input Diode Current ( $I_{IK}$ ) $V_I < 0V$	-50 mA
DC Output Diode Current ( $I_{OK}$ )	
$V_O < 0V$	-50 mA
$V_O > V_{CC}$	+50 mA
DC Output Source/Sink Current	
( $I_{OH}/I_{OL}$ )	$\pm 50$ mA
DC $V_{CC}$ or Ground Current per	
Supply Pin ( $I_{CC}$ or Ground)	$\pm 100$ mA
Storage Temperature Range ( $T_{STG}$ )	-65°C to +150°C

**Recommended Operating Conditions** (Note 8)

Power Supply	
Operating	1.65V to 3.6V
Data Retention Only	1.2V to 3.6V
Input Voltage	-0.3V to 3.6V
Output Voltage ( $V_O$ )	
Output in Active States	0V to $V_{CC}$
Output in 3-STATE	0.0V to 3.6V
Output Current in $I_{OH}/I_{OL}$	
$V_{CC} = 3.0V$ to 3.6V	$\pm 24$ mA
$V_{CC} = 2.3V$ to 2.7V	$\pm 18$ mA
$V_{CC} = 1.65V$ to 2.3V	$\pm 6$ mA
Free Air Operating Temperature ( $T_A$ )	-40°C to +85°C
Minimum Input Edge Rate ( $\Delta t/\Delta V$ )	
$V_{IN} = 0.8V$ to 2.0V, $V_{CC} = 3.0V$	10 ns/V

**Note 6:** The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The Recommended Operating Conditions tables will define the conditions for actual device operation.

**Note 7:**  $I_O$  Absolute Maximum Rating must be observed.

**Note 8:** Floating or unused pin (inputs or I/O's) must be held HIGH or LOW.

**DC Electrical Characteristics (2.7V <  $V_{CC}$  ≤ 3.6V)**

Symbol	Parameter	Conditions	$V_{CC}$ (V)	Min	Max	Units
$V_{IH}$	HIGH Level Input Voltage		2.7-3.6	2.0		V
$V_{IL}$	LOW Level Input Voltage		2.7-3.6		0.8	V
$V_{OH}$	HIGH Level Output Voltage	$I_{OH} = -100 \mu A$ $I_{OH} = -12 \text{ mA}$ $I_{OH} = -18 \text{ mA}$ $I_{OH} = -24 \text{ mA}$	2.7-3.6 2.7 3.0 3.0	$V_{CC} - 0.2$ 2.2 2.4 2.2		V
$V_{OL}$	LOW Level Output Voltage	$I_{OL} = 100 \mu A$ $I_{OL} = 12 \text{ mA}$ $I_{OL} = 18 \text{ mA}$ $I_{OL} = 24 \text{ mA}$	2.7-3.6 2.7 3.0 3.0		0.2 0.4 0.4 0.55	V
$I_I$	Input Leakage Current	$0V \leq V_I \leq 3.6V$	2.7-3.6		$\pm 5.0$	$\mu A$
$I_{OZ}$	3-STATE Output Leakage	$0V \leq V_O \leq 3.6V$ $V_I = V_{IH}$ or $V_{IL}$	2.7-3.6		$\pm 10$	$\mu A$
$I_{OFF}$	Power Off Leakage Current	$0V \leq (V_I, V_O) \leq 3.6V$	0		10	$\mu A$
$I_{CC}$	Quiescent Supply Current	$V_I = V_{CC}$ or GND $V_{CC} \leq (V_I, V_O) \leq 3.6V$ (Note 9)	2.7-3.6 2.7-3.6		40 $\pm 40$	$\mu A$
$\Delta I_{CC}$	Increase in $I_{CC}$ per Input	$V_{IH} = V_{CC} - 0.6V$	2.7-3.6		750	$\mu A$

**Note 9:** Outputs disabled or 3-STATE only.

DC Electrical Characteristics ( $2.3V \leq V_{CC} \leq 2.7V$ )						
Symbol	Parameter	Conditions	$V_{CC}$ (V)	Min	Max	Units
$V_{IH}$	HIGH Level Input Voltage		2.3-2.7	1.6		V
$V_{IL}$	LOW Level Input Voltage		2.3-2.7		0.7	V
$V_{OH}$	HIGH Level Output Voltage	$I_{OH} = -100 \mu A$ $I_{OH} = -6 \text{ mA}$ $I_{OH} = -12 \text{ mA}$ $I_{OH} = -18 \text{ mA}$	2.3-2.7 2.3 2.3 2.3	$V_{CC} - 0.2$ 2.0 1.8 1.7		V
$V_{OL}$	LOW Level Output Voltage	$I_{OL} = 100 \mu A$ $I_{OL} = 12 \text{ mA}$ $I_{OL} = 18 \text{ mA}$	2.3-2.7 2.3 2.3		0.2 0.4 0.6	V
$I_I$	Input Leakage Current	$0 \leq V_I \leq 3.6V$	2.3-2.7		$\pm 5.0$	$\mu A$
$I_{OZ}$	3-STATE Output Leakage	$0 \leq V_O \leq 3.6V$ $V_I = V_{IH} \text{ or } V_{IL}$	2.3-2.7		$\pm 10$	$\mu A$
$I_{OFF}$	Power Off Leakage Current	$0 \leq (V_I, V_O) \leq 3.6V$	0		10	$\mu A$
$I_{CC}$	Quiescent Supply Current	$V_I = V_{CC} \text{ or } GND$ $V_{CC} \leq (V_I, V_O) \leq 3.6V$ (Note 10)	2.3-2.7 2.3-2.7		40 $\pm 40$	$\mu A$
<b>Note 10:</b> Outputs disabled or 3-STATE only.						
DC Electrical Characteristics ( $1.65V \leq V_{CC} < 2.3V$ )						
Symbol	Parameter	Conditions	$V_{CC}$ (V)	Min	Max	Units
$V_{IH}$	HIGH Level Input Voltage		1.65 - 2.3	$0.65 \times V_{CC}$		V
$V_{IL}$	LOW Level Input Voltage		1.65 - 2.3		$0.35 \times V_{CC}$	V
$V_{OH}$	HIGH Level Output Voltage	$I_{OH} = -100 \mu A$ $I_{OH} = -6 \text{ mA}$	1.65 - 2.3 1.65	$V_{CC} - 0.2$ 1.25		V
$V_{OL}$	LOW Level Output Voltage	$I_{OL} = 100 \mu A$ $I_{OL} = 6 \text{ mA}$	1.65 - 2.3 1.65		0.2 0.3	V
$I_I$	Input Leakage Current	$0 \leq V_I \leq 3.6V$	1.65 - 2.3		$\pm 5.0$	$\mu A$
$I_{OZ}$	3-STATE Output Leakage	$0 \leq V_O \leq 3.6V$ $V_I = V_{IH} \text{ or } V_{IL}$	1.65 - 2.3		$\pm 10$	$\mu A$
$I_{OFF}$	Power Off Leakage Current	$0 \leq (V_I, V_O) \leq 3.6V$	0		10	$\mu A$
$I_{CC}$	Quiescent Supply Current	$V_I = V_{CC} \text{ or } GND$ $V_{CC} \leq (V_I, V_O) \leq 3.6V$ (Note 11)	1.65 - 2.3 1.65 - 2.3		40 $\pm 40$	$\mu A$
<b>Note 11:</b> Outputs disabled or 3-STATE only.						

AC Electrical Characteristics (Note 12)								
Symbol	Parameter	$T_A = -40^\circ\text{C to } +85^\circ\text{C}, C_L = 30\text{ pF}, R_L = 500\Omega$						Units
		$V_{CC} = 3.3V \pm 0.3V$		$V_{CC} = 2.5 \pm 0.2V$		$V_{CC} = 1.8 \pm 0.15V$		
		Min	Max	Min	Max	Min	Max	
$f_{MAX}$	Maximum Clock Frequency	250		200		100		MHz
$t_{PHL}$ $t_{PLH}$	Propagation Delay Bus to Bus	0.6	2.9	0.8	3.5	1.5	7.0	ns
$t_{PHL}$ $t_{PLH}$	Propagation Delay Clock to Bus	0.6	4.2	0.8	5.3	1.5	9.8	ns
$t_{PHL}$ $t_{PLH}$	Propagation Delay LE to Bus	0.6	3.8	0.8	4.9	1.5	9.8	ns
$t_{PZL}$ $t_{PZH}$	Output Enable Time	0.6	3.8	0.8	4.9	1.5	9.8	ns
$t_{PLZ}$ $t_{PHZ}$	Output Disable Time	0.6	3.7	0.8	4.2	1.5	7.6	ns
$t_S$	Setup Time	1.5		1.5		2.5		ns
$t_H$	Hold Time	1.0		1.0		1.0		ns
$t_W$	Pulse Width	1.5		1.5		4.0		ns

**Note 12:** For  $C_L = 50\text{pF}$ , add approximately 300ps to the AC maximum specification.


### Dynamic Switching Characteristics

Symbol	Parameter	Conditions	$V_{CC}$ (V)	$T_A = +25^\circ\text{C}$	Units
				Typical	
$V_{OLP}$	Quiet Output Dynamic Peak $V_{OL}$	$C_L = 30\text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8 2.5 3.3	0.25 0.6 0.8	V
$V_{OLV}$	Quiet Output Dynamic Valley $V_{OL}$	$C_L = 30\text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8 2.5 3.3	-0.25 -0.6 -0.8	V
$V_{OHV}$	Quiet Output Dynamic Valley $V_{OH}$	$C_L = 30\text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8 2.5 3.3	1.5 1.9 2.2	V

### Capacitance


Symbol	Parameter	Conditions	$T_A = +25^\circ\text{C}$	Units
$C_{IN}$	Input Capacitance	$V_I = 0V$ or $V_{CC}$ $V_{CC} = 1.8V, 2.5V, \text{ or } 3.3V,$	6	pF
$C_{I/O}$	Output Capacitance	$V_I = 0V$ , or $V_{CC}, V_{CC} = 1.8V, 2.5V \text{ or } 3.3V$	7	pF
$C_{PD}$	Power Dissipation Capacitance	$V_I = 0V$ or $V_{CC}, f = 10\text{ MHz}$ $V_{CC} = 1.8V, 2.5V \text{ or } 3.3V$	20	pF

**AC Loading and Waveforms**




**FIGURE 1. AC Test Circuit**


TEST	SWITCH
$t_{PLH}, t_{PHL}$	Open
$t_{PZL}, t_{PLZ}$	6V at $V_{CC} = 3.3 \pm 0.3V$ ; $V_{CC} \times 2$ at $V_{CC} = 2.5 \pm 0.2V; 1.8 \pm 0.15V$
$t_{PZH}, t_{PHZ}$	GND




**FIGURE 2. Waveform for Inverting and Non-inverting Functions**




**FIGURE 4. 3-STATE Output Low Enable and Disable Times for Low Voltage Logic**



**FIGURE 3. 3-STATE Output High Enable and Disable Times for Low Voltage Logic**




**FIGURE 5. Propagation Delay, Pulse Width and  $t_{rec}$  Waveforms**



**FIGURE 6. Setup Time, Hold Time and Recovery Time for Low Voltage Logic**

Symbol	$V_{CC}$		
	$3.3V \pm 0.3V$	$2.5V \pm 0.2V$	$1.8 \pm 0.15V$
$V_{mi}$	1.5V	$V_{CC}/2$	$V_{CC}/2$
$V_{mo}$	1.5V	$V_{CC}/2$	$V_{CC}/2$
$V_X$	$V_{OL} + 0.3V$	$V_{OL} + 0.15V$	$V_{OL} + 0.15V$
$V_Y$	$V_{OH} - 0.3V$	$V_{OH} - 0.15V$	$V_{OH} - 0.15V$

**Physical Dimensions** inches (millimeters) unless otherwise noted



- NOTES:
- A. THIS PACKAGE CONFORMS TO JEDEC MO-205
  - B. ALL DIMENSIONS IN MILLIMETERS
  - C. LAND PATTERN RECOMMENDATION: NSMD (Non Solder Mask Defined)  
.35MM DIA PADS WITH A SOLDERMASK OPENING OF .45MM CONCENTRIC TO PADS
  - D. DRAWING CONFORMS TO ASME Y14.5M-1994

BGA114ArevE

**114-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide  
Package Number BGA114A**

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

**LIFE SUPPORT POLICY**

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

[www.fairchildsemi.com](http://www.fairchildsemi.com)