# DALLAS SEMICONDUCTOR

#### www.maxim-ic.com

#### **GENERAL DESCRIPTION**

The DS3144 design kit is an easy-to-use evaluation board for the DS3144 quad DS3/E3 framer. It is intended to be used as a daughter card with the DK101 motherboard or the DK2000 motherboard. The DS3144DK comes complete with a DS3144 quad framer, DS3154 quad LIU, transformers, termination resistors, network connectors, and connectors. Interface motherboard to the DK101/DK2000 and Dallas' ChipView software give point-and-click access to configuration and status registers from a personal computer. On-board LEDs indicate loss-of-signal, out-of-frame, and interrupt status. An on-board FPGA contains mux logic to connect framer ports to one another or to the DK2000 in a variety of configurations.

#### **DESIGN KIT CONTENTS**

DS3144DK Board Download from <u>www.maxim-ic.com/DS3144DK</u>: DS3144DK Data Sheet ChipView Software


# DS3144DK Quad DS3/E3 Framer Design Kit Daughter Card

#### **FEATURES**

- Demonstrates Key Functions of DS3144 Quad DS3/E3 Framer
- Includes DS3154 Quad LIU, Transformers, BNC Connectors, and Termination Passives for Communication with Test Equipment over Coax
- Compatible with DK101 and DK2000 Demo Kit Motherboards
- DK101/DK2000 Interface and ChipView Software Provide Point-and-Click Access to the DS3144 Register Set
- All Equipment-Side Framer Pins are Easily Accessible for External Data Source/Sink
- Memory-Mapped FPGA Provides Flexible Clock/Data/Sync Connections Among Framer Ports and DK2000 Motherboard
- LEDs for Out-of-Frame, Loss-of-Signal, and Interrupt
- Easy-to-Read Silk Screen Labels Identify the Signals Associated with all Connectors, Jumpers, and LEDs

#### **ORDERING INFORMATION**


PART	DESCRIPTION
DS3144DK	DS3144 Design Kit Daughter Card



CONFORENT					
DESIGNATION	QTY	DESCRIPTION	SUPPLIER	PART	
C1, C2, C15	3	0.1µF 10%, 16V ceramic capacitors (0805)	Panasonic	ECJ-2VB1C104K	
C3–C9, C11–C14, C16, C20, C22, C23, C25–C32	23	0.1µF 10%, 16V ceramic capacitors (0603)	Phycomp	06032R104K7B20D	
C10, C17, C18, C24	4	1µF 10%, 16V ceramic capacitors (1206)	Panasonic	ECJ-3YB1C105K	
C19, C21	2	10μF 20%, 10V ceramic capacitors (1206)	Panasonic	ECJ-3YB1A106M	
DS1, DS3–DS10	9	LED, red, SMD	Panasonic	LN1251C	
DS2	1	LED, green, SMD	Panasonic	LN1351C	
J1	1	10-pin connector, dual-row vertical	Digi-Key	S2012-05-ND	
J2–J5	4	20-pin headers, dual-row vertical	Samtec	HDR-TSW-110-14-T-D	
J6–J11	6	5-pin BNC connectors, right-angle vertical	Cambridge	CP-BNCPC-004	
J12, J13	2	5-pin BNC connectors, right-angle	Kruvand	UCBJR220	
J14, J15	2	50-pin connectors, dual-row vertical	Samtec	TFM-125-02-S-D-LC	
R1–R5, R7–R18, R23, R28–R59	49	30Ω 5%, 1/16W resistors (0603)	Panasonic	ERJ-3GEYJ300V	
R6	1 470Ω 5%, 1/10W resistor (0805)		Panasonic	ERJ-6GEYJ471V	
R19-R22, R69-R72	8	332Ω 1%, 1/10W resistors (0805)	Panasonic	ERJ-6ENF3320V	
R24	1	10kΩ 5%, 1/10W resistor (0805)	Panasonic	ERJ-6GEYJ103V	
R25, R26	2	330Ω 5% 1/10W MF resistors (0805)	Panasonic	ERA-6YEB331V	
R27	1	Not populated			
R60	1	10kΩ 5%, 1/10W resistor (0805)	Panasonic	ERJ-6ENF1002V	
R61–R68	8	100Ω 1/16W 5% resistors (0603)	Panasonic	ERJ-3GEYJ101V	
T1	1	XFMR, XMIT/RCV, 1 to 2, SMT 32-pin	Pulse Engineering	T3049	
U1	1	Serial configuration EEPROM for Xilinx, 65kB 8- pin DIP. Socketed (not populated)	Atmel	AT17LV65EUA and 61499-30831007000-ND	
U2	1	1M PROM for FPGA 44-pin TQFP (not populated)	Xilinx	XC18V01VQ44C_U	
U3	1	8-Pin μMAX V <sub>OUT</sub> = 2.5V or Adj	Maxim	MAX1792EUA25	
U4	1	Xilinx Spartan 2.5V FPGA, 20mm X 20mm 144-pin TQFP	Xilinx XC2S50-5TQ144C		
U5	1	Quad DS3/E3 framer 144-pin BGA, 0°C to +70°C	Dallas Semiconductor	DS3144	
U6	1	Quad DS3/E3/STS-1 LIU 144-pin BGA	Dallas Semiconductor	DS3154	
Y1	1	3.3V, 34.368MHz crystal clock oscillator	SaRonix	NTH089AA3-34.368	

# COMPONENT LIST

## **BOARD FLOORPLAN**



### LINE-SIDE CONNECTIONS

The DS3144DK implements the transmit (Tx) and receive (Rx) line interface networks recommended in the DS3154 data sheet. The BNC connectors are labeled TX1 through TX4 and RX1 through RX4. Note that the purpose of the DS3144DK is to evaluate the DS3144 framer, not the DS3154 LIU. The DS3144DK is not an impedance-matched board and therefore has not been designed to have transmit waveforms with optimal template fit. To evaluate the analog performance of the DS3154, request a DS3154DK demo kit.

### INTERFACE CONNECTORS

Two 50-pin connectors (J14, J15) on the bottom of the DS3144DK daughter card provide the processor interface, DS3 clock, and power supply from the DK2000 and DK101 motherboards. These connectors also provide a bidirectional clock/data/sync connection with the DK2000.

### **CONNECTION TO A COMPUTER**

Refer to the DK101 and DK2000 data sheets for information. After power is applied, if the DS3144DK is working correctly, the FPGA status LED (green) is lit, the INT LED (red) on the DS3144DK is not lit, and the RLOS and ROOF LEDs (red) may or may not be lit.

### QUICK SETUP (REGISTER VIEW)

- 1) Connect the DS3144DK daughter card to the DK101 motherboard or the DK2000 motherboard.
- 2) Connect the motherboard to a PC and a power supply as described in the motherboard data sheet.
- 3) Install and run the ChipView software, as described in the motherboard data sheet.
- 4) ChipView offers a choice between Register View, Demo, and Terminal Mode. Select Register View.
- 5) In the Definition File Assignment window, select the file DS3144DC\_FPGA.def. This definition file will, in turn, load DS3154DC.def, DS3144\_1\_DC.def, DS3144\_2\_DC.def, DS3144\_3\_DC.def, and DS3144\_4\_DC.def.
- 6) Next the Register View Screen appears, showing the register names, acronyms, and values for the DS3144, DS3154, and the FPGA. Select among the register views using the pulldown menu box on the right.

Several register initialization (.INI) files are available for the DS3144DK. Initialization files are loaded by selecting the menu option <u>File</u> $\rightarrow$ <u>R</u>egister .INI File $\rightarrow$ <u>L</u>oad .INI File.

- 7) Load the .INI file DS3144\_1\_txPRBS215-1\_Cbit.ini.
- 8) Switch to the DS3154 register view (DS3154DC.def) and set TCR1 = 0 and RCR1 = 0 on the DS3154 (this clears the transmit tri-state and receive tri-state bits that are set on power-up in the DS3154).
- Loopback port 1 by either (a) connecting a length of coax cable between the TX1 BNC and the RX1 BNC, or (b) setting the GCR1:LLB (local loopback) bit in the DS3154.
- 10) Switch to the DS3144 port 1 register view (DS3144\_1\_DC.def). Toggle BCR1:TC high then low to begin transmitting a 2<sup>15</sup> 1 PRBS pattern. Toggle BCR1:RESYNC high then low to resynchronize the BERT receiver.
- 11) At this point the following may be observed:
  - Port 1 RLOS and ROOF LEDs are not lit, meaning the port 1 framer has acquired frame sync. This can also be observed in the port 1 T3E3SR status register.
  - The port 1 BSR:SYNC bit is set, indicating the BERT receiver is receiving the 2<sup>15</sup> 1 PRBS pattern.

This is a very basic setup designed to build familiarity with the DS3144DK. Many other configurations are possible. Consult the DS3144 data sheet and the remainder of this data sheet for further information.

## **MEMORY MAP**

DK101 daughter card address space begins at 0x81000000.

DK2000 daughter card address space begins at:

0x30000000 for slot 0 0x40000000 for slot 1 0x50000000 for slot 2 0x60000000 for slot 3

All offsets in <u>Table 1</u> below are relative to the beginning of the daughter card address space.

#### Table 1. Daughter Card Address Map

DS3/E3 PORT NUMBER	DS3144 OFFSET	DS3154 OFFSET	FPGA OFFSET
1	0x1300 to 0x13FF	0x2030 to 0x203F	0x0010 to 0x001F
2	0x1000 to 0x10FF	0x2010 to 0x201F	0x0020 to 0x002F
3	0x1100 to 0x11FF	0x2020 to 0x202F	0x0030 to 0x003F
4	0x1200 to 0x12FF	0x2000 to 0x200F	0x0040 to 0x004F

All offsets in Table 2 below are relative to the daughter card address space plus the DS3/E3 port offset in Table 1.

#### Table 2. DS3144DK FPGA Register Map

OFFSET	REGISTER	TYPE	DESCRIPTION		
0x0000	BID	Read-Only	Board ID		
0x0002	XBIDH	Read-Only	High Nibble Extended Board ID		
0x0003	XBIDM	Read-Only	Middle Nibble Extended Board ID		
0x0004	XBIDL	Read-Only	Low Nibble Extended Board ID		
0x0005	BREV	Read-Only	Board Fab Revision		
0x0006	AREV	Read-Only	Board Assembly Revision		
0x0007	PREV	Read-Only	PLD Revision		
0x000A	PCTC_SR	Control	PCM_TXCLK Source		
0x000B	PCTS_SR	Control	PCM_TSYNC Source		
0x000C	PCRX_SR	Control	PCM_RXD Source		
0x000D	PCRC_SR	Control	PCM_RXCLK Source		
0x000E	PCRS_SR	Control	PCM_RSYNC Source		
0x0010					
0x0020	TDAT_SR	Control	DS3144 TDAT Source		
0x0030		Control			
0x0040					
0x0011					
0x0021		Control	DS3144 TICLK Source		
0x0031	031 TICK_SR				
0x0041					
0x0012					
0x0022	TSOF_SR	Control	DS3144 TSOF Source		
0x0032		Control			
0x0042					

Registers in the FPGA can be easily modified using the ChipView software and the definition file named DS3144DC\_FPGA.def. Registers 0x00 through 0x07 (excluding register 0x01, which has no function on the DS3144DK) are read-only and are programmed at the factory to document board identification and revision information. The remaining registers in the FPGA control the connection of the DS3144's equipment-side framer pins. With these control registers, the framers within the DS3144 can be looped back on themselves externally, connected to each other back-to-back, or connected to the DK2000 motherboard.

In <u>Table 2</u> and the control register descriptions below, PCM\_TXCLK, PCM\_TXD, and PCM\_TSYNC are clock/data/sync lines over which the DS3144 can transmit a DS3/E3 data stream to the DK2000 motherboard or other daughter cards plugged into the DK2000. PCM\_RXCLK, PCM\_RXD, and PCM\_RSYNC are clock/data/sync lines over which the DS3144DK can receive a DS3/E3 data stream from the DK2000 or a daughter card plugged into the DK2000. See the DS3144DK schematics for additional details.

Note that the DS3/E3 port numbers of the DS3144DK (as silk-screened on the board) do not match the DS3144 port numbers and the DS3154 port numbers. <u>Table 3</u> details the mapping of device port numbers to board port numbers. This mapping is reflected in the address ranges shown in <u>Table 1</u>.

#### Table 3. Relationship of Silk-Screened Port Numbers to IC Ports Numbers

SILK-SCREENED PORT NUMBER ON BNCs AND RLOS/ROOF LEDs	DS3144 PORT	DS3154 PORT
1	4	4
2	1	2
3	2	3
4	3	1

From this it can be seen that, for example, the BNCs and LEDs for DS3144DK port 4 are associated with port 3 of the DS3144 and port 1 of the DS3154.

### CONTROL REGISTERS

Register Name:	PCTC_SR
Register Description:	PCM_TXCLK Source
Register Address Offset:	0x0A

Bit #	7	6	5	4	3	2	1	0
Name	—		—	_	_	PCS2	PCS1	PCS0
Default	—	—				0	0	0

#### Bits 2 to 0: PCM\_TXCLK Source (PCS[2:0])

000 = Tri-state PCM TXCLK

001 = Drive PCM  $T\overline{X}CLK$  with TDEN/TGCLK1

010 = Drive PCM TXCLK with TDEN/TGCLK2

- 011 = Drive PCM\_TXCLK with TDEN/TGCLK3
- 100 = Drive PCM TXCLK with TDEN/TGCLK4

Register Name:	PCTS_SR
Register Description:	PCM_TSYNC Source
Register Address Offset:	0x0B

Bit #	7	6	5	4	3	2	1	0
Name	—		_	—		PSS2	PSS1	PSS0
Default	—	—		—	—	0	0	0

#### Bits 2 to 0: PCM\_TSYNC Source (PSS[2:0])

000 = Tri-state PCM TSYNC

001 = Drive PCM\_TSYNC with TSOF1

010 = Drive PCM\_TSYNC with TSOF2

011 = Drive PCM\_TSYNC with TSOF3

100 = Drive PCM\_TSYNC with TSOF4

**Note:** Only use non-zero settings of PSS[2:0] when the TSOFx pin is configured as an output by setting MC3:TSOFC = 1 in the corresponding DS3144 framer.

Register Name: Register Description: Register Address Offset:	PCRX_SR PCM_RXD S 0x0C	ource				
Bit # 7	6 5	4	3	2	1	0
Name —		—	—	PRXS2	PRXS1	PRXS0
Default —		—		0	0	0
011 = Drive PCM	M_RXD					
Register Name: Register Description: Register Address Offset:	PCRC_SR PCM_RXCLI 0x0D	K Source				
Bit # 7	6 5	4	3	2	1	0
Name —		—	—	PRCS2	PRCS1	PRCS0
Default —		—		0	0	0
010 = Drive PCM_ 011 = Drive PCM_		GCLK2 GCLK3				
Register Name: Register Description: Register Address Offset:	PCRS_SR PCM_RSYN0 0x0E	C Source				
Bit # 7	6 5	4	3	2	1	0
Name —		—	—	PRSS2	PRSS1	PRSS0
Default —			<u> </u>	0	0	0
010 = Drive PCM 011 = Drive PCM						

Register Name:	TDAT_SR
Register Description:	DS3144 TDATx Source
Register Address Offset:	0x10, 0x20, 0x30, 0x40

Bit #	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	TDS2	TDS1	TDS0
Default	_	_	_	_	—	See note	See note	See note

#### Bits 2 to 0: TDATx Source (TDS[2:0])

000 = Tri-state TDATx 001 = Drive TDATx with RDAT1 010 = Drive TDATx with RDAT2 011 = Drive TDATx with RDAT3 100 = Drive TDATx with RDAT4 101 = Drive TDATx with PCM\_TXD

**Note:** Initial values are such that TDAT1 $\leftarrow$ RDAT1, TDAT2 $\leftarrow$ RDAT2, TDAT3 $\leftarrow$ RDAT3, TDAT4 $\leftarrow$ RDAT4, which corresponds to address 0x10 = 001, address 0x20 = 010, address 0x30 = 011, and address 0x40 = 100.

Register Name: Register Description: Register Address Offset: TICK\_SR DS3144 TICLKx Source 0x11, 0x21, 0x31, 0x41

Bit #	7	6	5	4	3	2	1	0
Name	—		—	—	_	TCS2	TCS1	TCS0
Default	—	—	_	—		1	0	1

#### Bits 2 to 0: TICLKx Source (TCS[2:0])

000 = Tri-state TICLKx 001 = Drive TICLKx with ROCLK1 010 = Drive TICLKx with ROCLK2 011 = Drive TICLKx with ROCLK3 100 = Drive TICLKx with ROCLK4 101 = Drive TICLKx with DS3\_CLK 110 = Drive TICLKx with E3\_CLK

Register Name:	TSOF_SR
Register Description:	DS3144 TSOFx Source
Register Address Offset:	0x12, 0x22, 0x32, 0x42

Bit #	7	6	5	4	3	2	1	0
Name	_	_	—	—	_	TSS2	TSS1	TSS0
Default	_	_	—	—	_	0	0	0

#### Bits 2 to 0: TICLKx Source (TSS[2:0])


000 = Tri-state TSOFx 001 = Drive TSOFx with RSOF1 010 = Drive TSOFx with RSOF2 011 = Drive TSOFx with RSOF3 100 = Drive TSOFx with RSOF4

**Note:** Only use non-zero settings of TSS[2:0] when the TSOFx pin is configured as an input by setting MC3:TSOFC = 0 in the corresponding DS3144 framer.

# FPGA CONTROL EXAMPLES

The control registers in the DS3144DK's FPGA support a number of different connection scenarios. Figure 1 shows three example scenarios, and Table 4 lists the FPGA control registers settings required to implement them.

#### Figure 1. Example Connection Scenarios



### Table 4. Register Settings for Sample Configurations

U U	· · ·			
OFFSET(S)	REGISTER	SCENARIO #1 (PORT 1 ONLY)	SCENARIO #2 (ALL PORTS)	SCENARIO #3 (ALL PORTS)
0x000A	PCTC_SR	001	N/A	N/A
0x000B	PCTS_SR	001	N/A	N/A
0x000C	PCRX_SR	001	N/A	N/A
0x000D	PCRC_SR	001	N/A	N/A
0x000E	PCRS SR	001	N/A	N/A
0x0010	_	101	001	000
0x0020	TDAT_SR	N/A	010	000
0x0030	TDAT_SR	N/A	011	000
0x0040	7	N/A	100	000
0x0011		101	001	000
0x0021	TICK_SR	N/A	010	000
0x0031	TICK_SK	N/A	011	000
0x0041	7	N/A	100	000
0x0012		000	001	000
0x0022	TSOF_SR	N/A	010	000
0x0032	100F_0K	N/A	011	000
0x0042		N/A	100	000

### **DS3144 INFORMATION**

For more information about the DS3144 quad DS3/E3 framer, please consult the DS3144 data sheet, available on our website at <u>www.maxim-ic.com/DS3144</u>.

### **DS3154 INFORMATION**

For more information about the DS3154 quad DS3/E3/STS-1 LIU, please consult the DS3154 data sheet, available on our website at <u>www.maxim-ic.com/DS3154</u>.

### **DS3144DK INFORMATION**

The latest DS3144DK data sheet is available from our website at <u>www.maxim-ic.com/DS3144DK</u>.

### DS3144DK SUPPORT FILES AND CHIPVIEW SOFTWARE

The latest support files (.DEF, .INI etc.) for the DS3144DK are included in the ChipView install package. Dallas Semiconductor regularly updates ChipView with feature enhancements and additional demo kit support files. The latest ChipView software release is available on our website at <u>www.maxim-ic.com/DS3144DK</u>.


### DK101/DK2000 INFORMATION


For more information about the DK101 or DK2000, please consult their respective data sheets, available on our website at <u>www.maxim-ic.com/DK101</u> or <u>www.maxim-ic.com/DK2000</u>.


### **TECHNICAL SUPPORT**


For additional technical support, please email your questions to <u>telecom.support@dalsemi.com</u>.


	8	7	6	5	4	З	2	1
ם	-	053	144					
c								
в								
A	3. DS3154 CONTR 4. FRAMER AND L 5. LIU BUILD-OL 6. TIM ADDRESS 7. JTAG CONNECT	T AND FPGA CROSS CONN DATA BUS CONNECTION IONS, FPGA CONTROL AN / ADDRESS DATA BUS PLING -REFERENCE	ECT FOR RX / TX SIGNAL	_5		TTT. C.		
						ENGINEER:	953144DKØ1AØ	DATE: 04/17/03 PAGE: 1 /11
	8	7	6	5	4	3	2	1















Γ	8 7	6	5	4	З	2	1
ם					L T T T T T T T T T T T T T T T T T T T	R29 <sup>30</sup> E3_CLK 	ם
	-			R R		2	-
с		Z_3. 3V B 5 BRD_05C	<u>Ai</u> A.	103_0 108_0	" BANK 1 " NA U4	I01_2/IRDY_2 51 I02_2 47 I03_2/D3 49 I04_2/VREF1_2 48	<u>WE_</u> T <u>RW_</u> T <u>CS_</u> T
в		2 <sup>y3_3</sup>	62 63 64 64 64 67 83	3 20 106.00 VCl 2.50 4 13 105.00 VCl 2.50 5 6 104.0 VCl 2.50 5 7 103.0 VCl 2.50 7 12 102.07.000 VCl 2.50 27 101.0 VCl 2.50 0 0	XC2550_U I∕O PORT	IO6_2/D2         45         MR           Y         IO6_2/D2         44         RE           IO7_2/D1         44         RE           IO8_2         65         109_2           IO10_2/VREF2_2         41         1011_2           IO11_2         40         CFG_           IO12_2/DIN/D0         39         CFG_	REAL BEAM REAL BEAM REAL PROVIDENCE PROVIDEN
A		2 W 1 2 100 D R65 Q 2 W 1 2	10 2 INT_IND 21 1 RLOS1 21 21 21 21 22 22 25 25 25 25 25 25 25 25	1013_3<		X INIT 60 Ra5 238 29 20 20 20 20 20 20 20 20 20 20	
	REA RED 2 W 1 2 1 ROOF3 100 DS4 RED RED 100 100 RED RED RED RED RED RED ROOF4 100 INT DISPLAYS STATUS OF BOTH TH	CATE STATUS OF THE DS	21 RL053 250 201 RL054 53144		ENGINEER:	953144DKØ1AØ	DATE: / 04/17/03 PAGE: 0/11
	8 7	6	5	4	з	2	PHGL. 8 /11



	8	7		6	5		4	З	2	1	
		Reference for the entire design *** 6D5<> 8C5<> 2B8< 384<	RNEG3 RNEG4 ROCLK1	484<> 4C5< 482<> 4C2< 2C4<> 4C8> 5D2<		TXP3 TXP4 WE_T	483∢> 588∢ 481<> 588< 586<> 8C1<>			1	
D	A2 A3 A4 A5 A5	6C6         8C5         2B8         3B4           6C6         8B5         2B8         3B4	ROCLK2 ROCLK3 ROCLK4 ROOF1 ROOF2 ROOF3 ROOF4	284<> 4C5> 5C1< 2C2<> 4C5> 5C1< 2B2<> 4C5> 5C1< 2B2<> 4C2> 5C1< 4C7> 687<> 4C5> 687<> 4C5> 687<>		WR_RW XRST X_INIT	881<> 2C8< 384< 7A3> 7A5> 7C2< 7A5<> 8A2<> 9D4<>				D
	AB A9 A10 A11 A12 A13	bbbC         bbbC         286           bbbC         286         56           bbbbC         286         56	RODF 4 RPOS1 RPOS2 RPOS3 RPOS4 RSOF1 RSOF2 RSOF3	4C1> BA7<> 4B8<> 4C8< 4B5<> 4C6< 4B4<> 4C5< 4B4<> 4C5< 4B2<> 4C2< 2C4<> 4D7> 5D3< 2C4<> 4D5> 5D3< 2C2<> 4D3> 5D3<							
	A15 AUX_CLK BRD_OSC CCLK CFG_DIN CLK1544_T CLK15484_T	bB3> bH3> bB3> bH3> bB3> bH3> bB3> bH3> bB3> bH3> bB3> bB3> bB3> bH3>	RSOF 3 RSOF 4 RST RVL_T RXN1 RXN2 RXN3 RXN4 RXN4 RXP1	2023 4013 5033 50253 4013 5023 6853 8813 2083 31 6653 8013 2083 4883 5083 4863 5883 4843 5883 4843 5883 4843 5883 4863 5083	88< 701<						
С	CS2 CS_T DØ D1 D2 D3 D4	DB1         3B4           BB1         3B4           BB1         3B4           BB2         BB4           BB2         BB4           BB2         BB4           SB4         BB5           SC5         3C4           SB5         BB3           SC5         3C4           SC5	RXP2 RXP3 RXP4 SCLK T1 T2 T3 T3_	4B6< 5D6 4B6< 5C8< 4B4< 5B8< 4B2< 5A8< 2C8< 8D2< 5D6 5D6 5C6 5D6 5C6 5B6 3C8 8B3 4B3 5C8 5C8 5B6 5C8 5C8 5C8 5C8 5C8 5C8 5C8 5C8 5C8 5C8							c
Ц	D6 D7	2C5     3C4     6B6     8D3       2C5     3C4     6B6     8D4       2C5     3C4     6B6     8D4       7A5     7C1     721	T4 TCLK1 TCLK2	3CB< 8D3< 5A6<> 4DB> 4B7< 4D6> 4B5<							F
в	E3_CLK INT INT_IND JTCLK JTDL_CN3FRM JTD_FRM2LIU JTD_FRM2LIU JTD_FRM2LIU JTD_FRM2SPART JTHS JTD_FRM2SPART PCM_RSYNC PCM_RSYNC PCM_TXDL PCM_TXD	Mas (CEC) 2054 (BD2) 2054 (BD2) 2054 (BD2) 2054 (BD2) 2054 (BD2) 2054 (BD2) 2054 (BD2) 7874 (BD2) 7874 (BD2) 2054 (786) 2054 (786) 2054 (786) 2054 (SD1) 2054 (S	TCLKS TCLK4 TDAT1 TDAT1 TDAT3 TDAT3 TDAT3 TDEN1 TDEN1 TDEN3 TDEN4 TICLK1 TICLK2 TICLK2 TICLK2 TICLK4 TME1 TNECG TNECG3	400         405           405>         483           405>         483           405>         483           204         406         505           284         406         505           284         405         585           284         407         501           204         407         501           204         407         501           204         405         501           204         405         501           204         405         501           204         405         501           204         405         501           204         405         501           204         405         505           204         405         505           204         405         505           204         402         505           204         402         505           803         208         402           403         208         403           403         403         505							Е
	R2 R3 RCLK1 RCLK2 RCLK3 RCLK4 RDAT1 RDAT2	5063 5563 5563 4883 4884 4864 4654 4654 4843 4654 4654 4843 4654 4654 4843 4654 4654 4843 4654 4843 4654 4654 4845 4654 4845 4654 4845 4654 4845 4654 4845 4654 4845 4654 4845 4654 4845 4654 4845 4654 4845 4654 4845 4654 4845 4654 4854 465454 4654 4654 4654 4654 4654 4654 4654 4654 4654 4654	INE.G3 TNE.G4 T0H1 T0H2 T0H3 T0H4 T0HEN1 T0HEN2 T0HEN3 T0HEN4 TP051	4(3) 483< 4(2) 481< 224<) 405< 593 284<) 405< 593 222<) 402< 593 224<) 402< 593 244<) 405< 593 224<) 402< 593 224<) 405< 593 222<) 405< 593 222<) 405< 593 222<) 405< 593 222<) 405							
A	RDAT4 RDEN1 RDEN2 RDEN3 RDEN4 RD_D5 RECU RLOS1 RLOS2	2A2<> 411> 5B5< 2C4<> 417> 5D3< 2A4<> 415> 5D3< 2A4<> 415> 5D3< 2A2<> 415> 5D3< 2A2<> 411> 5D3 2A2<> 843<> 2C4 415< 422<> 411> 5D3 424 425< 445<> 445 445> 445<> 445 445> 445<> 445 445> 445> 445> 445 445> 445> 445> 445 445> 445> 445> 445> 445> 445> 445> 445>	1P051 TP052 TP053 TP054 TS0F1 TS0F2 TS0F3 TS0F4 TXN1 TXN2	4C5> 4B5< 4C3> 4B3< 4C1> 4B1< 2D4<> 4C7<> 5A2< 2B4<> 4C7<> 5A2< 2C2<> 4C3<> 5A2< 2B2<> 4C1<> 5A2< 4B7<> 5D8< 4B5<< 5C8<							P
	RLOS3 RLOS4 RNEG1	4D3> 8A5<> 4D1> 8A5<> 4B6<> 4C6< 4B6<> 4C6<	TXN3 TXN4 TXP1 TXP2	4B3<> 5B8< 4B1<> 5A8< 4B7<> 5D8< 4B7<> 5D8< 4B5<> 5C8<				TITLE:		DATE:	
	RINLUZ	45017 4601	1422					ENGINEER:		PAGE:	
╎└	8	7		6	5		4	3	2	1	

	8	7	б	5	4	З	2	1
ם	****         Part         Cross-Reference for           C1         CAP1         9D2           C2         CAP1         9D2           C3         CAP         9B3           C4         CAP         9B3           C5         CAP         9B1           C7         CAP         9B2           C8         CAP         9B7           C9         CAP         9B2           C10         CAP         9B1           C11         CAP         9B1           C12         CAP         9B5           C13         CAP         9B4	R R R R R R R R R R R R R R R R R R R	19         RES1         SA0           20         RES1         SB0           21         RES1         SC0           22         RES1         SD0           23         RES1         SD0           24         RES         SD4           25         RES1         B05           26         RES1         B04           27         RES         T88           28         RES1         B03           30         RES1         SD4           21         RES1         SC4           23         RES1         SC4					
с	C14         CAP         BB2           C15         CAP1         BD2           C16         CAP         BB2           C17         CAP         BB2           C18         CAP         BD2           C19         CAP         BB3           C20         CAP         BB4           C21         CAP         9B5           C22         CAP         9B7           C23         CAP         9B5           C25         CAP         9B5           C25         CAP         9B5           C26         CAP         9B5           C27         CAP         9B5           C28         CAP         9B5           C28         CAP         9B5           C28         CAP         9B5           C28         CAP         9B5           C29         CAP         9B7           C30         CAP         9B7           C31         CAP         9B6           C32         CAP         9B6           C32         CAP         9B6	R R R R R R R R R R R R R R R R R R R	34         RES1         SC4           35         RES1         SC1           37         RES1         SC4           38         RES1         SC4           39         RES1         SC4           39         RES1         SC4           39         RES1         SC1           40         RES1         SC1           41         RES1         SP3           42         RES1         SP3           43         RES1         SD3           44         RES1         SD3           45         RES1         SD3           46         RES1         SD3           47         RES1         SD3           48         RES1         SD3           49         RES1         SD3           49         RES1         SD3           49         RES1         SD4           50         RES1         SD4           51         RES1         SD4           52         RES1         SD3					
в	D51         LED         BB5           D52         LED         BA2           D53         LED         BA6           D54         LED         BA7           D55         LED         BA7           D55         LED         BA7           D56         LED         BA7           D57         LED         BA7           D58         LED         BA7           D59         LED         BB7           J1         CONN_20P         ZD3           J3         CONN_20P         ZD3           J4         CONN_20P         ZD2           J5         CONN_20P         ZD2           J6         CONN_ENC_SP1N         SA5           J7         CONN_ENC_SP1N         SA5           J8         CONN_ENC_SP1N         SB5           J8         CONN_ENC_SP1N         SB5	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	S3         RE51         SD3           S4         RE51         SD2           S5         RE51         SD3           S6         RE51         SD3           S7         RE51         SD3           S6         RE51         SD3           S7         RE51         SD3           S6         RE51         SD3           S6         RE51         A06           S2         RE51         A06           S6         RE51         A06           S6         RE51         A06           S6         RE51         A06           S6         RE51         A06           S7         RE51         A06           S6         RE51         A06           S6         RE51         A06           S6         RE51         A06           S6         RE51         S06           S7         RE51         S06           S7         S88         S74           S7         RE51         S08           S7         RE51         S08           S7         RE51         S08           S7         RE51         S08     <					
A	J10         CONN_BRC_SPIN SCS           J11         CONN_BRC_SPIN SCS           J12         CONN_BRC_SPIN SCS           J13         CONN_SPC_SD1N SDS           J14         CONN_SPC_SD1N SDS           J15         CONN_SPC_SD1N SDS           J17         RCS1         SD1           R4         RCS1         SC1           R5         RCS1         SC4           R10         RCS1         SD3           R12         RCS1         SD3           R13         RCS1         SD3           R14         RCS1         SD3           R15         RC51         SC4           R17         RC51         SD4           R18         RC51         SD1	ד ד ד ע ע ע ע ע	3 MAX1792 9D4 4 XC2550_U 5C3 7C3 8C3 5 D53144 2D7 4D2 4D4 4D5 4D8 6 D53154_SH_U2 3C6 4B2 4B4 4B6			TITLE:		DATE:
						ENGINEER:		PAGE:
-	8	7	6	5	4	З	2	1