DS07-13506-1E

16-bit Proprietary Microcontroller

F²MC-16F MB90242A Series

MB90242A

■ DESCRIPTION

The MB90242A is a 16-bit microcontroller optimized for "mechatronics" control applications such as hard disk drive unit control.

The instruction set is based on the AT architecture of the F²MC*-16, 16H family, with additional high-level language supporting instruction, expanded addressing modes, enhanced multiplication and division instructions, and improved bit processing instructions. In addition, long-word data can now be processed due to the inclusion of a 32-bit accumulator.

The MB90242A has a multiply/accumulate unit as a peripheral resource, allowing easy realization of digital filters such as IIR or FIR. The MB90242A has abundant embedded peripheral features, such as 6-channel 8/10-bit A/D converter, UART, 2-channel + 1-channel timer, 4-channel input capture and 4-channel external interrupt.

*1: F2MC stands for FUJITSU Flexible Microcontroller.

■ FEATURES

• F²MC-16F CPU

Minimum execution time: 62.5 ns (32 MHz oscillation: 5.0 V ±10%)

Instruction set optimized for controller applications

Improved instruction set applicable to high-level language (C) and multitasking

Improved execution speed: 8-byte queue

Powerful interrupt fuctions (interrupt processing time: 1.0 µs 32 MHz oscillation)

Automatic transfer function independent of instructions

Extended intelligent I/O Service

(Continued)

■ PACKAGE



(Continued)

DSP unit

Specific function for calculations of IIR

A maximum of 8 product resulted from signed 16-bit × 16-bit multiplications can be accumulated.

$$Y_k = \sum_{n=0}^{N} b_n Y_{k-n} + \sum_{m=0}^{M} a_m X_{k-m}$$
 is executed in 0.625 µs (at oscillation of 32 MHz, N = M = 3)

The N and M value is set to a maximum of 3, independently.

• Internal RAM: 2 Kbytes (MB90242A)

Depending on mode settings, data stored on RAM can be executed as CPU instructions.

- General-purpose ports: max. 38 channels
- A/D converter (analog inputs: 6 channels)

Resolution: 10 bits

Conversion time: min. 1.25 µs

Switchable to 8/10 bits

Number of registers for storing conversion results: 4

- 8-bit UART: 1 channel
- 8/16-bit I/O simple serial interface (8 Mbps max.): 2 channels
- 16-bit free-run timer: Operating clock cycle 0.25 μs
- 16-bit input capture: 4 channels

Activated by selected edges

- 16-bit reload timer: 2 channels
- External interrupts: 4 channels
- Timebase timer: 18 bits
- Watchdog timer
- Clock gear function
- Low-power consumption modes

Sleep mode

Stop mode

Hardware standby mode


- Packages: LQFP-80
- CMOS 0.8 µm technology

■ PRODUCT LINEUP

Part number Parameter	MB90242A
Classification	Mass production device
CPU	F ² MC-16F CPU core
DSP unit	Built-in
Internal RAM*	2 Kbytes
General-purpose ports	Max. 38 channels
A/D converter	10-bit resolution, analog inputs: 6 channels
D/A converter	None
UART	8 bits: 1 channel
8/16-bit serial I/O	8/16 bits: 1 channel Transfer direction switching function available
16-bit free-run timer	Built-in
16-bit input capture	4 channels
16-bit reload timer	2 channels
External interrupts	4 channels
Timebase timer	Built-in
Watchdog timer	Built-in
Clock gear function	Built-in
Package	FPT-80P-M05

^{*:} The RAM has an extra 64-byte area reserved for multiply/accumulate operations.

I PIN ASSIGNMENT



■ PIN DESCRIPTION

Pin no.	Pin name	Circuit type	Function
LQFP*	1 III IIdilic	on out type	Tallotton
1 to 8	P20 to P27	F	These pins cannot be used as general-purpose ports.
	A00 to A07		Output pins for the lower 8 bits of the external address bus
10 to 17	P30 to P37	F	These pins cannot be used as general-purpose ports.
	A08 to A15		Output pins for the middle 8 bits of the external address bus
18	P40	F	General-purpose I/O port This function is available when corresponding bit of the upper address control register specifies port.
	A16		External address bus output pin bit 16 This function is available when corresponding bit of the upper address control register specifies address.
19	P41	F	General-purpose I/O port This function is available when corresponding bit of the upper address control register specifies port.
	A17		External address bus output pin bit 17 This function is available when corresponding bit of the upper address control register specifies address.
20	P42	F	General-purpose I/O port This function is available when corresponding bit of the upper address control register specifies port.
	A18		External address bus output pin bit 18 This function is available when corresponding bit of the upper address control register specifies address.
	SID0		UART #0 data input pin This pin, as required, is used for input during UART #0 input operation, and it is necessary to disable input/output for other functions from this pin unless such input/output is made intentionally.
21	P43	F	General-purpose I/O port This function is available when data output of UART #0 is disabled and corresponding bit of the upper address control register specifies port.
	A19		External address bus output pin bit 19 This function is available when data output of UART #0 is disabled and corresponding bit of the upper address control register specifies address.
	SOD0	_	UART #0 data output pin This function is available when data output of UART #0 is enabled.

^{*:} FPT-80P-M05 (Continued)

Pin no. Pin name Circuit		Circuit type	Function
LQFP*	1 in name	On our type	T dilottoli
22	P44	F	General-purpose I/O port This function is available when clock output of UART #0 and SSI #2 are disabled and corresponding bit of the upper address control register specifies port.
	A20		External address bus output pin bit 20 This function is available when clock output of UART #0 is disabled and corresponding bit of the upper address control register specifies address.
	SCK0		UART #0 clock input pin This function is available when the UART #0 clock output is enabled.
23	P45	F	General-purpose I/O port This function is available when data output of SSI #2 is disabled and corresponding bit of the upper address control register specifies port.
	A21		External address bus output pin bit 21 This function is available when data output of SSI #2 is disabled and corresponding bit of the upper address control register specifies address.
	ASR0		Input capature #0 data input pin This pin, as required, is used for input during input capture #0 input operation, and it is necessary to disable input/output for other functions from this pin unless such input/output is made intentionally.
	TINO		16-bit timer #0 data input pin This pin, as required, is used for input during 16-bit timer #0 input operation, and it is necessary to disable input/output for other functions from this pin unless such input/output is made intentionally.
24	P46	F	General-purpose I/O port This function is available when corresponding bit of the upper address control register specifies port.
	A22		External address bus output pin bit 22 This function is available when corresponding bit of the upper address control register specifies address.
	ASR1		Input capature #1 data input pin This pin, as required, is used for input during input capture #1 input operation, and it is necessary to disable input/output for other functions from this pin unless such input/output is made intentionally.
	TIN1		16-bit timer #1 data input pin This pin, as required, is used for input during 16-bit timer #1 input operation, and it is necessary to disable input/output for other functions from this pin unless such input/output is made intentionally.

^{*:} FPT-80P-M05 (Continued)

Pin no.	Pin name	Circuit type	Function				
LQFP*	1 III Haine	One dit type	Tunction				
25	P47	F	General-purpose I/O port This function is available when corresponding bit of the upper address control register specifies port.				
	A23		External address bus output pin bit 23 This function is available when corresponding bit of the upper address control register specifies address.				
	ASR2		Input capature #2 data input pin This pin, as required, is used for input during input capture #2 input operation, and it is necessary to disable input/output for other functions from this pin unless such input/output is made intentionally.				
26	AVcc	Power supply	This power supply must only be turned on or off when electric potential of AVcc or greater is applied to Vcc.				
27	AVRH	Power supply	A/D converter external reference voltage input pin This pin must only be trendy on or off when electric potential of AVRH or greater is applied to AVcc.				
28	AVRL	Power supply	A/D converter external reference voltage input pin				
29	AVss	Power supply	Analog circuit power supply (GND) pin				
30, 31	P60, P61	Н	N-ch open-drain I/O ports When corresponding bit of the ADER are set to "0," reading data register with an instruction other than read-modify-write group instructions reads the level on these pins, while data written on the data register is output on these pins directly.				
	ANO, AN1	_	A/D converter analog input pins Set corresponding bit of the ADER to "1," and corresponding bit of the data register to "1."				
33, 34	P62, P63	Н	N-ch open-drain I/O ports When corresponding bit of the ADER are set to "0," reading data register with an instruction other than read-modify-write group instructions reads the level on these pins, while data written on the data register is output on these pins directly.				
	AN2, AN3		A/D converter analog input pins Set corresponding bit of the ADER to "1," and corresponding bit of the data register to "1."				
35, 36	P66, P67	н	N-ch open-drain I/O ports When corresponding bit of the ADER are set to "0," reading data register with an instruction other than read-modify-write group instructions reads the level on these pins, while data written on the data register is output on these pins directly.				
	AN6, AN7		A/D converter analog input pins Set corresponding bit of the ADER to "1," and corresponding bit of the data register to "1."				
37, 38	OPEN	_	Open pins No internal connections are made.				

*: FPT-80P-M05 (Continued)

Pin no.			
LQFP*	Pin name	Circuit type	Function
39 to 41	MD0 to MD2	С	Operating mode selection input pins Connect directly to Vcc or Vss.
42	HST	D	Hardware standby input pin
43, 44	P70, P71	F	General-purpose I/O ports This function is available when neither output of 16-bit timer #0 nor #1 is enabled.
	TOT0, TOT1		16-bit timer output pins This function is available when outputs of both 16-bit timer #0 and #1 are enabled.
45	P72	F	General-purpose I/O port
46	P73	F	General-purpose I/O port This function is available when clock output of SSI #1 is disabled.
	SCK1		SSI #1 clock I/O pin
47	P74	F	General-purpose I/O port This function is always valid.
	SID1		SSI #1 data input pin This pin, as required, is used for input during SSI #1 input operation, and it is necessary to disable input/output for other functions from this pin unless such input/output is made intentionally.
48	P75	F	General-purpose I/O port This function is available when data output of SSI #1 is disabled.
	SOD1		SSI #1 data output pin This function is available when data output of SSI #1 is enabled.
49, 50	P80, P81	G	General-purpose I/O ports This function is always valid.
	INTO, INT1		External interrupt input pins These pins, as required, are used for input while external interrupt is enabled, and it is necessary to disable input/output for other functions from these pins unless such input/output is made intentionally.
51	P82	F	General-purpose I/O port This function is always valid.
	INT2		External interrupt input pin This pin, as required, is used for input while external interrupt is enabled, and it is necessary to disable input/output for other functions from this pin unless such input/output is made intentionally. This pin is clamped to "LOW" level when CPU is in the "STOP" status. Use INT0 or INT1 to resume operation.
	ATG		A/D converter activation trigger input pin This pin, as required, is used for input while A/D converter is waiting for activation, and it is necessary to disable input/output for other functions from this pin unless such input/output is made intentionally.

*: FPT-80P-M05 (Continued)

Pin no.	Pin name	Circuit type	Function
LQFP*	Fill liallie	Circuit type	Function
52	P50	F	General-purpose I/O port This function is available when CLK output is disabled.
	CLK		CLK output pin This function is available when CLK output is enabled.
53	P51	Е	General-purpose I/O port This function is available when ready function is disabled.
	RDY		Ready input pin This function is available when ready function is enabled.
54	P52	Е	General-purpose I/O port This function is available when hold function is disabled.
	HAK		Hold acknowledge output pin This function is available when hold function is enabled.
55	P53	E	General-purpose I/O port This function is available when hold function is disabled.
	HRQ		Hold request input pin This function is available when hold function is enabled.
56	P54	F	General-purpose I/O port This function is available when the external bus 8-bit mode is selected or WRH pin output is disabled.
	WRH		Write strobe output pin for the upper eight bits of the data bus This function is available when the external bus 16-bit mode is selected and WRH pin output is enabled.
57	P55	F	General-purpose I/O port This function is available when WRL pin output is disabled.
	WRL		Write strobe output pin for the lower eight bits of the data bus This function is available when WRL pin output is enabled.
58	P56	F	This pin cannot be used as a general-purpose port.
	RD		Read strobe output pin for the data bus
59	P57	F	General-purpose I/O port
	ASR3		Input capture #3 data input pin This pin, as required, is used for input during input capture #3 input operation, and it is necessary to disable input/output for other functions from this pin unless such input/output is made intentionally.
	INT3		External interrupt #3 data input pin This pin, as required, is used for input during external interrupt #3 input operation, and it is necessary to disable input/output for other functions from this pin unless such input/output is made intentionally.
60	RST	В	External reset request input pin
62, 63	X0, X1	Α	Crystal oscillator pins (32 MHz)


*: FPT-80P-M05 (Continued)


(Continued)

Pin no.	Pin name	Circuit type	Function				
LQFP*	- Fill Hairie	Circuit type	Function				
64	Vcc	Power supply	Digital circuit power supply pin				
9, 32, 61	Vss	Power supply	Digital circuit power supply (GND) pins				
65 to 72	P00 to P07	E	These pins cannot be used as general-purpose ports.				
	D00 to D07		I/O pins for the lower 8 bits of the external data bus				
73 to 80	P10 to P17	E	General-purpose I/O ports This function is available when the external bus 8-bit mode is selected.				
	D08 to D15		I/O pins for the upper 8 bits of the external data bus This function is available when the 16-bit bus mode is selected.				

^{*:} FPT-80P-M05


■ I/O CIRCUIT TYPE





(Continued)

(Continued)



■ HANDLING DEVICES

1. Preventing Latchup

Latchup may occur on CMOS ICs if voltage higher than Vcc or lower than Vss is applied to the input or output pins other than medium-and high voltage pins or if higher than the voltage is applied between Vcc and Vss.

When latchup occurs, power supply current increases rapidly might thermally damage elements. When using, take great care not to exceed the absolute maximum ratings.


In addition, for the same reasons take care to prevent the analog power supply from exceeding the digital power supply.

2. Treatment of Unused Pins

Leaving unused input pins open could cause malfunctions. They should be connected to a pull-up or pull-down resistors.

3. Precautions when Using an External Clock

When an external clock is used, drive X0 only and X1 should be left open.



4. Power Supply Pins

When there are several Vcc and Vss pins, those pins that should have the same electric potential are connected within the device when the device is designed in order to prevent misoperation, such as latchup. However, all of those pins must be connected to the power supply and ground externally in order to reduce unnecessary emissions, prevent misoperation of strobe signals due to an increase in the ground level, and to observe the total output current standards.

In addition, give a due consideration to the connection in that current supply be connected to Vcc and Vss with the lowest possible impedance.


Finally, it is recommended to connect a capacitor of about 0.1 μ F between V_{CC} and V_{SS} near this device as a bypass capacitor.

5. Crystal Oscillation Circuit

Noise in the vicinity of the X0 and X1 pins will cause this device to operate incorrectly. Design the printed circuit board so that the bypass capacitor connecting X0, X1 and the crystal oscillator (or ceramic oscillator) to ground is located as close to the device as possible.

In addition, because printed circuit board artwork in which the area around the X0 and X1 pins is surrounded by ground provides stable operation, such an arrangement is strongly recommended.


6. CLK Pin



7. Cautions in Applying Power Supply

Hold the $\overline{\rm HST}$ pin to the "H" level when applying power supply. When the $\overline{\rm RST}$ pin is in the "L" level, do not hold the $\overline{\rm HST}$ pin to "L" level.

■ BLOCK DIAGRAM



■ ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings

(Vss = AVss = 0.0 V)

Parameter	Symbol	Va	lue	V V V mA mA mA	Remarks
Parameter	Symbol	Min.	Max.		Remarks
Power supply voltage	Vcc	Vss-0.3	Vss + 7.0	V	
	AVcc	Vcc-0.3	Vcc + 7.0	V	
Input voltage	Vı*	Vss-0.3	Vcc + 0.3	V	
Output voltage	Vo*	Vss-0.3	Vcc + 0.3	V	
"L" level output current	loL	_	10	mA	
"L" level average output current	lolav	_	4	mA	
"L" level total average output current	ΣΙοιαν	_	50	mA	
"H" level output current	Іон	_	-10	mA	
"H" level average output current	І онаv	_	-4	mA	
"H" level total average output current	ΣΙομαν	_	-48	mA	
Power consumption	Po	_	600	mW	
Operating temperature	TA	-30	+70	°C	
Storage temperature	T _{stg}	– 55	+150	°C	

^{*:} V_I and V_O must not exceed V_{CC} + 0.3 V.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

2. Recommended Operating Conditions

(Vss = AVss = 0.0 V)

Parameter	Symbol	Value		Unit	Remarks	
raiailletei	Syllibol	Min.	Max.	Oilit	Kemarks	
	Vcc	4.5	5.5	V		
Power supply voltage		2.0	5.5	V	For retaining RAM data in the stop mode	
Operating temperature	TA	-30	+70	°C	External bus mode	

WARNING: Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representative beforehand.

3. DC Characteristics

 $(Vcc = 5.0 \text{ V} \pm 10\%, \text{ Vss} = \text{AVss} = 0.0 \text{ V}, \text{ T}_{A} = -30^{\circ}\text{C to } +70^{\circ}\text{C})$

			,		Value		ĺ	
Parameter	Symbol	Pin name	Condition	Min.	Тур.	Max.	Unit	Remarks
	V _{IH1}	_	_	0.7 Vcc	_	Vcc + 0.3	V	CMOS input
"H" level input	V _{IH2}	_	_	2.2	_	Vcc + 0.3	V	TTL input
voltage	VIHIS	_	_	0.8 Vcc	_	Vcc + 0.3	V	Hysteresis input
	Vінм	MD0 to MD2	Condition Min. Typ. Max. Unit Remarks					
	V _{IL1}	_	_	Vss – 0.3	_	0.3 Vcc	V	CMOS input
"L" level input	V _{IL2}	_	_	Vss – 0.3	_	0.8	V	TTL input
voltage	VILIS	_	_	Vss – 0.3	_	0.2 Vcc	V	Hysteresis input
	VILM	MD0 to MD2	_	Vss – 0.3	in. Typ. Max. Unit Remarks Vcc — Vcc + 0.3 V CMOS input .2 — Vcc + 0.3 V Hysteresis input .0.3 — Vcc + 0.3 V CMOS input -0.3 — 0.3 Vcc V CMOS input -0.3 — 0.2 Vcc V Hysteresis input -0.3 — 0.2 Vcc V Hysteresis input -0.3 — 0.4 V -0.5 — — V - — 0.4 Hysteresis input - — — 10 µA Hysteresis input - — 10 µA Hysteresis input -<			
"H" level output voltage	Vон	All ports except P60 to P63, P66, P67		Vcc – 0.5	_	_	V	
"L" level output voltage	Vol	All ports		_	_	0.4	V	
	I _{IH1}	Except RST		_	_	-10	μΑ	CMOS input
"H" level input current	I _{IH2}	_		_	_	-10	μΑ	TTL input
	Іінз	_		_	_	-10	μΑ	Hysteresis input
	I _{IL1}	Except RST		_	_	10	μΑ	CMOS input
"L" level input current	I _{IL2}	_		_	_	10	μΑ	TTL input
	I _{IL3}	_		_	_	10	μΑ	Hysteresis input
Pull-up resistor	RPULL	RST	Vcc = 5.0 V	22	_	110	kΩ	
	Icc	Vcc		_	80	100	mA	
Power supply current	Iccs	Vcc	Fc = 32 MHz	_	30	50	mA	
	Іссн	Vcc	T _A = +25°C	_	0.1	10	μΑ	
Input capacitance	Cin	Except Vcc, Vss	_	_	10	_	pF	
Open-drain output leakage current	ILEAK	P60 to P63, P66, P67	_	_	0.1	10	μΑ	


4. AC Characteristics

(1) Clock Timing


 $(Vcc = 5.0 \text{ V} \pm 10\%, \text{ Vss} = 0.0 \text{ V}, \text{ Ta} = -30^{\circ}\text{C to } +70^{\circ}\text{C})$

Darameter	Symbol Pin		Condition	Va	lue	Unit	Remarks
Parameter	Syllibol	name	Condition	Min.	Max.	Ullit	Remarks
Clock frequency	Fc	X0 X1	_	_	32	MHz	
Clock cycle time	tc	X0 X1	_	1/Fc	_	ns	
Input clock pulse width	Pwh PwL	X0	_	10	_	ns	
Input clock rising/ falling time	tcr tcr	X0	_	_	8	ns	






• Relationship between Clock Frequency and Supply Voltage



(2) Clock Output Timing

 $(Vcc = 5.0 \text{ V} \pm 10\%, \text{ Vss} = 0.0 \text{ V}, \text{ T}_A = -30^{\circ}\text{C to } +70^{\circ}\text{C})$

Parameter	Symbol	Pin name	Condition	Va	lue	Unit	Remarks
rarameter	Syllibol	Pili liallie	Condition	Min.	Max.		Remarks
Machine cycle time	tcyc	CLK	_	tc × 2	_	ns	
$CLK \uparrow \to CLK \downarrow$	t chcl	CLK	_	tcyc/2 - 20	tcyc/2	ns	




(3) Reset and Hardware Standby Input

 $(Vcc = 5.0 \text{ V} \pm 10\%, \text{ Vss} = 0.0 \text{ V}, \text{ T}_A = -30^{\circ}\text{C to } +70^{\circ}\text{C})$

Parameter	Symbol Pin name		Condition	Va	lue	Unit	Remarks
i didilictei	Cymbol	1 III IIaiiic	Min		Max.		Remarks
Reset input time	t rstl	RST	_	tcyc × 5	_	ns	
Hardware standby input time	t HSTL	HST	_	tcyc × 5	_	ns	

Note: The machine cycle time (tcyc) at hardware standby is set to 1/32 divided oscillation.




(4) Power-on Reset

 $(Vcc = 5.0 \text{ V} \pm 10\%, \text{ Vss} = 0.0 \text{ V}, \text{ Ta} = -30^{\circ}\text{C to } +70^{\circ}\text{C})$

Parameter	Symbol	Symbol Pin name		Va	Value		Remarks
Farameter	Syllibol	riii iiaiiie	Condition	Min.	Max.	Unit	Remarks
Power supply rising time	t R	Vcc	_	_	30	ms	Vcc must be lower than 0.2 V before power is applied.
Power supply cut-off time	toff	Vcc	_	1	_	ms	


Note: The above standards are the values needed in order to activate a power-on reset.



(5) Bus Read Timing

 $(Vcc = 5.0 \text{ V} \pm 10\%, \text{ Vss} = 0.0 \text{ V}, \text{ T}_A = -30^{\circ}\text{C to } +70^{\circ}\text{C})$


Parameter	Symbol	Pin name	Condition	Va	lue	Unit	Remarks
Parameter	Symbol	riii iiaiiie	Condition	Min.	Max.	Offic	Remarks
Address cycle time	tacyc	Address	_	2 tcyc - 10	_	ns	
Valid address $\rightarrow \overline{RD} \downarrow time$	tavrl	Address	_	tcyc/2 - 15	_	ns	
RD pulse width	trlrh	RD	_	tcyc - 25	_	ns	
$\overline{RD} \downarrow \to Valid$ data input	trldv		_	_	tcyc/ - 30	ns	
$\overline{RD} \uparrow \to data \; hold \; time$	t RHDX	D00 to D15	_	0	_	ns	
Valid address → Valid data input	tavdv		_	_	3 tcyc/2 - 40	ns	
$\overline{RD} \uparrow \to Address$ valid time	trhax	Address	_	tcyc/2 - 20	_	ns	
Valid address → CLK ↑ time	tavch	Address CLK	_	tcyc/2 - 25	_	ns	
$\overline{RD} \downarrow \to CLK \downarrow time$	t RLCL	RD, CLK	_	tcyc/2 - 25	_	ns	



(6) Bus Write Timing

 $(Vcc = 5.0 \text{ V} \pm 10\%, \text{ Vss} = 0.0 \text{ V}, \text{ T}_A = -30^{\circ}\text{C to } +70^{\circ}\text{C})$

Parameter	Symbol	Pin name	Condition	Va	lue	Unit	Remarks
rarameter	Symbol	Fili liallie	Condition	Min.	Max.	Oilit	Keillaiks
Valid address $\rightarrow \overline{WR} \downarrow time$	tavwl	Address	_	tcvc/2 - 15	_	ns	
WR pulse width	twlwh	WRL, WRH	_	teye - 25	_	ns	
Write data $\rightarrow \overline{\text{WR}} \uparrow \text{time}$	t DVWH	D00 to D15	-	tcyc - 40	_	ns	
$\overline{ m WR} \uparrow ightarrow m Data$ hold time	twhox	D00 to D15	_	tcyc/2 - 15	_	ns	
$\overline{ m WR} \uparrow ightarrow m Address$ invalid time	twhax	Address	_	tcyc/2 - 15	_	ns	
$\overline{WR}\downarrow \to CLK\uparrowtime$	twlcl	WRL, WRH, CLK	_	tcvc/2 - 25	_	ns	




(7) Ready Input Timing

 $(Vcc = 5.0 \text{ V} \pm 10\%, \text{ Vss} = 0.0 \text{ V}, \text{ Ta} = -30^{\circ}\text{C to } +70^{\circ}\text{C})$

Parameter	Symbol	Pin name Condition		Va	lue	Unit	Remarks	
Parameter	Syllibol	riii iiaiiie	Condition	Min.	Max.	Oille	Remarks	
RDY setup time	t RYHS	RDY	At 32 MHz oscillation	15	60	ns		
RDY hold time	tпунн	RDY	At 32 Wil 12 Oscillation	0	60	ns		

Note: If the setup time of RDY on a falling edge is insufficient, use the auto ready function.




(8) Hold Timing

 $(Vcc = 5.0 \text{ V} \pm 10\%, \text{ Vss} = 0.0 \text{ V}, \text{ T}_A = -30^{\circ}\text{C to } +70^{\circ}\text{C})$

Parameter	Symbol	Pin name	in name Condition –		lue	Unit	Remarks
Farameter	Syllibol	Fili liaille	Condition	Min.	Max.	Offic	Nemarks
$\overline{\text{Pin floating} \to \overline{\text{HAK}} \downarrow \text{time}}$	t xhal	HAK	_	30	t cyc	ns	
$\overline{HAK} \uparrow time \to Pin \ valid \ time$	t hahv	HAK	_	t cyc	2 tcyc	ns	

Note: At least one cycle is required from the time when HRQ is fetched until $\overline{\text{HAK}}$ changes.




(9) UART Timing

 $(Vcc = 5.0 \text{ V} \pm 10\%, Vss = 0.0 \text{ V}, T_A = -30^{\circ}\text{C to } +70^{\circ}\text{C})$

Darameter	Symbol	Pin name	Condition	Va	lue	Unit	Remarks
Parameter	Symbol	riii name	Condition	Min.	Max.	Offic	Remarks
Serial clock cycle time	tscyc	_	_	8 tcyc	_	ns	
$\begin{array}{c} SCK \downarrow \to SOD \; delay \\ time \end{array}$	tslov	_	_	-80	80	ns	For internal shift clock mode output
Valid SID \rightarrow SCK ↑	tıvsн	_	_	100	_	ns	pin,
$\begin{array}{c} SCK \uparrow \to Valid \\ SID \; hold \; time \end{array}$	t sнıx	_	_	60	_	ns	C∟ = 80 pF
Serial clock "H" pulse width	t shsl	_	_	4 tcyc	_	ns	
Serial clock "L" pulse width	t slsh	_	_	4 teye	_	ns	For external shift clock
$\begin{array}{c} SCK \downarrow \to SOD \; delay \\ time \end{array}$	tslov	_	_	_	150	ns	mode output pin,
Valid SID \rightarrow SCK ↑	tıvsн	_	_	60	_	ns	C∟ = 80 pF
$\begin{array}{c} SCK \uparrow \to Valid \; SID \\ hold \; time \end{array}$	t shix	_	_	60	_	ns	

Notes: • These are the AC characteristics for CLK synchronous mode.
• C_L is the load capacitance added to pins during testing.
• tcyc is the machine cycle time (unit: ns).




(10) Simple Serial Timing

 $(Vcc = 5.0 \text{ V} \pm 10\%, Vss = 0.0 \text{ V}, T_A = -30^{\circ}\text{C to } +70^{\circ}\text{C})$

Parameter	Symbol Pin name		Condition	Va	Value		Remarks	
raidilletei	Cymbol	riii iiaiiie	Gorialition	Min.	Max.	Unit	Nemarks	
Serial clock cycle time	tscyc	_	_	2 tcyc	_	ns		
$SCK \downarrow \to SOD$ delay time	tslov	_	_	_	tcyc/2	ns	For operation	
Valid SID \rightarrow SCK $↑$	tıvsн	_	_	1 tcyc	_	ns	output pin, C∟ = 80 pF	
$SCK \uparrow \to Valid \; SID \; hold \; time$	t shix	_	_	1 tcyc	_	ns		

Notes: • C∟ is the load capacitance added to pins during testing.


• tcyc is the machine cycle time (unit: ns).



(11) Timer Input Timing

 $(Vcc = 5.0 \text{ V} \pm 10\%, Vss = 0.0 \text{ V}, T_A = -30^{\circ}\text{C to } +70^{\circ}\text{C})$


Parameter	Symbol	Symbol Pin name		Va	lue	Unit	Remarks
Parameter	Symbol	Condition	Min.	Max.	Oilit	Remarks	
Input pulse width	tтıwн tтıwL	ASR0 to ASR3, TIN0 to TIN2	_	4 tere	_	ns	



(12) Timer Ouput Timing

 $(Vcc = 5.0 \text{ V} \pm 10\%, Vss = 0.0 \text{ V}, T_A = -30^{\circ}\text{C to } +70^{\circ}\text{C})$


Parameter	arameter Symbol Pin n		Pin name Condition		lue	Unit	Remarks
raiailletei					Max.	Oint	ixemarks
$SCK \uparrow \to Change \ time$	tто	TOT0, TOT1	Vcc = 5.0 V ±10%		40	ns	



(13) Trigger Input Timing

 $(Vcc = 5.0 \text{ V} \pm 10\%, Vss = 0.0 \text{ V}, T_A = -30^{\circ}\text{C to } +70^{\circ}\text{C})$

Parameter	Symbol	Pin name	Condition	Va	lue	Unit	Remarks
Parameter	Symbol	Fili Hallie	Condition	Min.	Max.	Oille	Remarks
Input pulse width	ttrgh ttrgl	ATG, INT0 to INT3	_	5 tcyc	_	ns	



5. A/D Converter Electrical Characteristics

 $(Vcc = 5.0 \text{ V} \pm 10\%, Vss = 0.0 \text{ V}, T_A = -30^{\circ}\text{C to } +70^{\circ}\text{C})$


	Davamatar	Cumbal	Din nome		Value	•		Pamarka
	Parameter	Symbol	Pin name	Min.	Тур.	Max.	Unit	Remarks
Res	solution	_	_	_	8, 10	10	bit	
Tot	al error	_	_	_	_	±3.0	LSB	
Lin	earity error	_	_	_	_	±2.0	LSB	
Diff	erential linearity error	_	_	_	_	±1.9	LSB	
Zer	o transition voltage	Vot	AN0 to AN3 AN6, AN7	AVRL – 1.0	AVRL + 1.0	AVRL + 3.0	LSB	
	I-scale transition age	V _{FST}	AN0 to AN3 AN6, AN7	AVRH – 4.0	AVRH – 1.0	AVRH + 1.0	LSB	
Coi	nversion time	_	_	1.25	_	_	μs	
	Sampling period	_	_	560	_	_	ns	Specified by the
	Conversion period a	_	_	125	_	_	ns	ADCT register settings.*1
	Conversion period b	_	_	125	_	_	ns	Vcc = 5.0 V±10%
	Conversion period c	_	_	250	_	_	ns	
Ana	alog port input current	IAIN	AN0 to AN3 AN6, AN7	_	0.1	3	μА	
Ana	alog input voltage	_	AN0 to AN3 AN6, AN7	AVRL	_	AVRH	V	
Rof	erence voltage	_	AVRH	AVRL + 2.7	_	AVcc	V	AVRH – AVRL ≥ 2.7
1761	erence voltage	_	AVRL	0	_	AVRH – 2.7	V	AVINII - AVINL 2 2.7
		IA		_	15	20	mA	
Pov	wer supply current	las*2	AVcc	_	_	5	μА	AVcc = 5.5 V in stop mode
Dot	forance voltage	IR		_	1.5	2	mA	
	erence voltage oply current	Irs*2	AVRH	_	_	5	μΑ	AVcc = 5.5 V in stop mode
Inte	erchannel disparity	_	AN0 to AN3 AN6, AN7	_	_	4	LSB	

^{*1:} When $F_C = 32$ MHz, and the machine cycle is 62.5 ns.

Notes: • The smaller | AVRH – AVRL |, the greater the error would become relatively.


^{*2:} IAS and IRS are current when the A/D converter is not operating and the CPU is stopped.

[•] If the output impedance of the external circuit of an analog input is too high, an analog voltage sampling time might be insufficient. When the sampling period close to the minimum value is used, the output impedance of the external circuit should be less than approximately $300~\Omega$.



6. A/D Converter Glossary

- Resolution
 - Analog changes that are identifiable with the A/D converter.
 - If the resolution is 10 bits, the analog voltage can be resolved into 210.
- Total error
 - The difference between theoretical and actual conversion values caused by the zero transition error, full-scale transition error, non-linearity error, differential linearity error, and noise.
- · Linearity error
 - The deviation of the straight line connecting the zero transition point ("00 0000 0000" \leftrightarrow "00 0000 0001") with the full-scale transition point ("11 1111 1110" \leftrightarrow "11 1111 1111") from actual conversion characteristics.
- · Differential linearity error
 - The deviation of input voltage needed to change the output by 1 LSB from the theoretical value.



■ INSTRUCTION SET (412 INSTRUCTIONS)

Table 1 Explanation of Items in Table of Instructions

Item	Explanation			
Mnemonic	Upper-case letters and symbols: Represented as they appear in assembler Lower-case letters: Replaced when described in assembler. Numbers after lower-case letters: Indicate the bit width within the instruction.			
#	Indicates the number of bytes.			
~	Indicates the number of cycles. See Table 4 for details about meanings of letters in items.			
В	Indicates the correction value for calculating the number of actual cycles during execution of instruction. The number of actual cycles during execution of instruction is summed with the value in the "cycles" column.			
Operation	Indicates operation of instruction.			
LH	Indicates special operations involving the bits 15 through 08 of the accumulator. Z: Transfers "0". X: Extends before transferring. —: Transfers nothing.			
АН	Indicates special operations involving the high-order 16 bits in the accumulator. *: Transfers from AL to AH. —: No transfer. Z: Transfers 00H to AH. X: Transfers 00H or FFH to AH by extending AL.			
I	Indicates the status of each of the following flags: I (interrupt enable), S (stack), T (sticky			
S	bit), N (negative), Z (zero), V (overflow), and C (carry). *: Changes due to execution of instruction.			
Т	—: No change.			
N	S: Set by execution of instruction. R: Reset by execution of instruction.			
Z				
V				
С				
RMW	Indicates whether the instruction is a read-modify-write instruction (a single instruction that reads data from memory, etc., processes the data, and then writes the result to memory.). *: Instruction is a read-modify-write instruction —: Instruction is not a read-modify-write instruction Note: Cannot be used for addresses that have different meanings depending on whether they are read or written.			

 Table 2
 Explanation of Symbols in Table of Instructions

Symbol	Explanation		
А	32-bit accumulator The number of bits used varies according to the instruction. Byte: Low order 8 bits of AL Word: 16 bits of AL Long: 32 bits of AL, AH		
AH	High-order 16 bits of A		
AL	Low-order 16 bits of A		
SP	Stack pointer (USP or SSP)		
PC	Program counter		
SPCU	Stack pointer upper limit register		
SPCL	Stack pointer lower limit register		
PCB	Program bank register		
DTB	Data bank register		
ADB	Additional data bank register		
SSB	System stack bank register		
USB	User stack bank register		
SPB	Current stack bank register (SSB or USB)		
DPR	Direct page register		
brg1	DTB, ADB, SSB, USB, DPR, PCB, SPB		
brg2	DTB, ADB, SSB, USB, DPR, SPB		
Ri	R0, R1, R2, R3, R4, R5, R6, R7		
RWi	RW0, RW1, RW2, RW3, RW4, RW5, RW6, RW7		
RWj	RW0, RW1, RW2, RW3		
RLi	RL0, RL1, RL2, RL3		
dir addr16 addr24 addr24 0 to 15 addr24 16 to 23	Compact direct addressing Direct addressing Physical direct addressing Bits 0 to 15 of addr24 Bits 16 to 23 of addr24		
io	I/O area (000000н to 0000FFн)		

(Continued)

(Continued)

Symbol	Explanation	
#imm4 #imm8 #imm16 #imm32 ext (imm8)	4-bit immediate data 8-bit immediate data 16-bit immediate data 32-bit immediate data 16-bit data signed and extended from 8-bit immediate data	
disp8 disp16	8-bit displacement 16-bit displacement	
bp	Bit offset value	
vct4 vct8	Vector number (0 to 15) Vector number (0 to 255)	
()b	Bit address	
rel ear eam	Branch specification relative to PC Effective addressing (codes 00 to 07) Effective addressing (codes 08 to 1F)	
rlst	Register list	

Table 3 Effective Address Fields

Code	Notation	Address format	Number of bytes in address extemsion*
00 01 02 03 04 05 06 07	R0 RW0 RL0 R1 RW1 (RL0) R2 RW2 RL1 R3 RW3 (RL1) R4 RW4 RL2 R5 RW5 (RL2) R6 RW6 RL3 R7 RW7 (RL3)	Register direct "ea" corresponds to byte, word, and long-word types, starting from the left	
08 09 0A 0B	@RW0 @RW1 @RW2 @RW3	Register indirect	0
OC OD OE OF	@RW0 + @RW1 + @RW2 + @RW3 +	Register indirect with post-increment	0
10 11 12 13 14 15 16 17	@RW0 + disp8 @RW1 + disp8 @RW2 + disp8 @RW3 + disp8 @RW4 + disp8 @RW5 + disp8 @RW6 + disp8	Register indirect with 8-bit displacement	1
18 19 1A 1B	@RW0 + disp16 @RW1 + disp16 @RW2 + disp16 @RW3 + disp16	Register indirect with 16-bit displacemen	2
1C 1D 1E 1F	@RW0 + RW7 @RW1 + RW7 @PC + dip16 addr16	Register indirect with index Register indirect with index PC indirect with 16-bit displacement Direct address	0 0 2 2

^{*:} The number of bytes for address extension is indicated by the "+" symbol in the "#" (number of bytes) column in the Table of Instructions.

Table 4 Number of Execution Cycles for Each Form of Addressing

Code	Operand	(a)*
Code	Operand	Number of execution cycles for each from of addressing
00 to 07	Ri RWi RLi	Listed in Table of Instructions
08 to 0B	@RWj	1
0C to 0F	@RWj+	4
10 to 17	@RWi + disp8	1
18 to 1B	@RWj + disp16	1
1C 1D 1E 1F	@RW0 + RW7 @RW1 + RW7 @PC + dip16 @addr16	2 2 2 1

^{*: &}quot;(a)" is used in the "cycles" (number of cycles) column and column B (correction value) in the Table of Instructions.

Table 5 Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles

Operand	(k	p)*	(0	;)*	(0	l)*
Operand	by	/te	wo	ord	lo	ng
Internal register	+	0	+	0	+	0
Internal RAM even address	+	0	+	0	+	0
Internal RAM odd address	+	0	+	1	+	2
Even address not in internal RAM	+	1	+	1	+	2
Odd address not in internal RAM	+	1	+	3	+	6
External data bus (8 bits)	+	1	+	3	+	6

^{*: &}quot;(b)", "(c)", and "(d)" are used in the "cycles" (number of cycles) column and column B (correction value) in the Table of Instructions.

Table 6 Transfer Instructions (Byte) [50 Instructions]

Mnemonio	: #	cycles	В	Operation	LH	АН	I	S	Т	N	Z	٧	С	RMW
MOV A, dir MOV A, addr1 MOV A, Ri MOV A, ear MOV A, io MOV A, #imm MOV A, @A MOV A, @RLi MOV A, @SP- MOVP A, addr2 MOVP A, @A MOVN A, #imm	1 2 2+ 2 8 2 4 4 5 4 5 2	2 1 1 2+ (a) 2 2 2 6 3 3 2	(b) (b) 0 (b) (b) (b) (b) (b) (b) (b)	byte (A) \leftarrow (dir) byte (A) \leftarrow (addr16) byte (A) \leftarrow (Ri) byte (A) \leftarrow (ear) byte (A) \leftarrow (eam) byte (A) \leftarrow (io) byte (A) \leftarrow imm8 byte (A) \leftarrow ((A)) byte (A) \leftarrow ((RLi))+disp8) byte (A) \leftarrow ((SP)+disp8) byte (A) \leftarrow (addr24) byte (A) \leftarrow ((A)) byte (A) \leftarrow imm4	Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z	* * * * * * * * * * * * * * * * * * * *				* * * * * * * * * * * * * * * * * * *	* * * * * * * * * * * * * * * * * * * *	11111111111		
MOVX A, dir MOVX A, addr1 MOVX A, Ri MOVX A, ear MOVX A, io MOVX A, #imm MOVX A, @A MOVX A, @RWI MOVX A, @RLI MOVX A, @SP- MOVPX A, addr2 MOVPX A, @A	2 2 2+ 2 8 2 2 + disp8 2 + disp8 3 + disp8 3	2 2 1 1 2+ (a) 2 2 2 3 6 3 3	(b) (b) 0 (b) (b) (b) (b) (b) (b)	byte (A) \leftarrow (dir) byte (A) \leftarrow (addr16) byte (A) \leftarrow (Ri) byte (A) \leftarrow (ear) byte (A) \leftarrow (eam) byte (A) \leftarrow (io) byte (A) \leftarrow imm8 byte (A) \leftarrow (((A)) byte (A) \leftarrow ((RVi))+disp8) byte (A) \leftarrow (((RLi))+disp8) byte (A) \leftarrow ((SP)+disp8) byte (A) \leftarrow (addr24) byte (A) \leftarrow ((A))	X X X X X X X X X X X X	* * * * * * - * * * -				* * * * * * * * * * * * * * * * * * * *	* * * * * * * * * * * * * * * * * * * *			
MOV dir, A MOV addr16, A MOV Ri, A MOV ear, A MOV eam, A MOV io, A MOV @RLi+d MOV @SP+di MOVP addr24,	1 2 2+ 2 sp8, A 3 sp8, A 3	2 2 1 2 2+ (a) 2 6 3	(b) (b) 0 (b) (b) (b) (b)	byte (dir) \leftarrow (A) byte (addr16) \leftarrow (A) byte (Ri) \leftarrow (A) byte (ear) \leftarrow (A) byte (eam) \leftarrow (A) byte (io) \leftarrow (A) byte ((RLi)) +disp8) \leftarrow (A) byte (addr24) \leftarrow (A)	- - - - - -	_ _ _ _ _				* * * * * * * *	* * * * * * * * *			
MOV Ri, ear MOV Ri, eam MOVP @A, Ri MOV ear, Ri MOV eam, Ri MOV Ri, #imm MOV io, #imm MOV dir, #imm MOV ear, #imm MOV eam, #im	8 3 n8 3 m8 3 nm8 3+	2 3+ (a) 3 3+ (a) 2 3 3 2 2+ (a)	0 (b) (b) 0 (b) 0 (b) 0 (b)	byte (Ri) \leftarrow (ear) byte (Ri) \leftarrow (eam) byte ((A)) \leftarrow (Ri) byte (ear) \leftarrow (Ri) byte (eam) \leftarrow (Ri) byte (Ri) \leftarrow imm8 byte (io) \leftarrow imm8 byte (dir) \leftarrow imm8 byte (ear) \leftarrow imm8 byte (eam) \leftarrow imm8	- - - - - - -			- - - - - - - - - - - - -		* * * * * — * —	* * * * * — * —	111111111	 - -	
MOV @AL, Al	1 2	2	(b)	byte ((A)) ← (AH)	-	_	_	_	-	*	*	_	_	_

(Continued)

(Continued)

	Mnemonic	#	cycles	В	Operation	LH	АН	I	S	T	N	Z	٧	С	RMW
XCH	A, ear	2	3	0	byte (A) \leftrightarrow (ear)	Z	_	_		_	_	١	-	_	_
XCH	A, eam	2+	3+ (a)	2× (b)	byte $(A) \leftrightarrow (eam)$	Z	_	_	_	_		_	_	_	_
XCH	Ri, ear	2	4	0	byte (Ri) \leftrightarrow (ear)	-	-	_	_	_		_	_	_	-
XCH	Ri, eam	2+	5+ (a)	2× (b)	byte (Ri) \leftrightarrow (eam)	-	-	-	_	_		_	_	_	-

For an explanation of "(a)" and "(b)", refer to Table 4, "Number of Execution Cycles for Each Form of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

Table 7 Transfer Instructions (Word) [40 Instructions]

Mnemonic	#	cycles	В	Operation	LH	АН	ı	S	T	N	Z	٧	С	RMW
MOVW A, dir	2	2	(c)	word (A) \leftarrow (dir)	_	*	_	_	_	*	*	_	_	_
MOVW A, addr16	3	2	(c)	word (A) ← (addr16)	_	*	_	_	_	*	*	_	_	_
MOVW A, SP	1	2) O	word $(A) \leftarrow (SP)$	_	*	_	_	_	*	*	_	_	_
MOVW A, RWi	1	1	0	word $(A) \leftarrow (RWi)$	_	*	_	_	_	*	*	_	_	_
MOVW A, ear	2	1	0	word (A) ← (ear)	_	*	_	_	_	*	*	_	_	_
MOVW A, eam	2+	2+ (a)	(c)	word (A) ← (eam)	_	*	_	_	_	*	*	_	_	_
MOVW A, io	2	2 ′	(c)	word $(A) \leftarrow (io)$	_	*	_	_	_	*	*	_	_	_
MOVW A, @A	2	2	(c)	word $(A) \leftarrow ((A))$	_	_	_	_	_	*	*	_	_	_
MOVW A, #imm16	3	2) O	word $(A) \leftarrow imm16$	_	*	_	_	_	*	*	_	_	_
MOVW A, @RWi+disp8	2	3	(c)	word $(A) \leftarrow ((RWi) + disp8)$	_	*	_	_	_	*	*	_	_	_
MOVW A, @RLi+disp8	3	6	(c)	word $(A) \leftarrow ((RLi) + disp8)$	_	*	_	_	_	*	*	_	_	_
MOVW A, @SP+disp8	3	3	(c)	word $(A) \leftarrow ((SP) + disp8')$	_	*	_	_	_	*	*	_	_	_
MOVPW A, addr24	5	3	(c)	word (A) \leftarrow (addr24)	_	*	_	_	_	*	*	_	_	_
MOVPW A, @A	2	2	(c)	word (A) \leftarrow ((A))	_	_	_	_	_	*	*	_	_	_
	_	_		(1) (1)										
MOVW dir, A	2	2	(c)	word (dir) \leftarrow (A)	_	_	_	_	_	*	*	_	_	_
MOVW addr16, A	3	2	(c)	word (addr16) \leftarrow (A)	_	_	_	_	_	*	*	_	_	_
MOVW SP, # imm16	4	2) O	word (SP) ← ímm16	_	_	_	_	_	*	*	_	_	_
MOVW SP, A	1	2	0	word (SP) \leftarrow (A)	_	_	_	_	_	*	*	_	_	_
MOVW RWi, A	1	1	0	word $(RWi) \leftarrow (A)$	_	_	_	_	_	*	*	_	_	_
MOVW ear, A	2	2	0	word (ear) ← (À)	_	_	_	_	_	*	*	_	_	_
MOVW eam, A	2+	2+ (a)	(c)	word (eam) ← (A)	_	_	_	_	_	*	*	_	_	_
MOVW io, A	2	2 ′	(c)	word (io) \leftarrow (A)	_	_	_	_	_	*	*	_	_	_
MOVW @RWi+disp8, A	2	3	(c)	word $((RWi) + disp8) \leftarrow (A)$	_	_	_	_	_	*	*	_	_	_
MOVW @RLi+disp8, A	3	6	(c)	word ((RLi) +disp8) ← (A)	_	_	_	_	_	*	*	_	_	_
MOVW @REHdispo, A	3	3	(c)	word $((SP) + disp8) \leftarrow (A)$	_	_	_	_	_	*	*	_	_	_
MOVPW addr24, A	5	3	(c)	word (addr24) \leftarrow (A)	_	_	_	_	_	*	*	_	_	_
MOVPW @A, RWi	2	3	(c)	word $((A)) \leftarrow (RWi)$	_	_	_	_	_	*	*	_	_	_
MOVW & A, RWI	2	2	0	word (RWi) ← (ear)	_	_	_	_	_	*	*	_	_	_
MOVW RWi, ear	2+	3+ (a)	(c)	word (RWi) ← (eam)	_	_	_	_	_	*	*	_	_	_
MOVW RWI, earn	2	3	0	word (ear) ← (RWi)	_	_	_	_	_	*	*	_	_	_
MOVW ear, RWi	2+	3+ (a)	(c)	word (eam) \leftarrow (RWi)	_	_	_	_	_	*	*	_	_	_
MOVW Balli, RWI	3	2	0	word (RWi) \leftarrow imm16	_	_	_	_	_	*	*	_	_	_
	4	3	(c)	word (io) \leftarrow imm16	_	_	_	_	_	_	_	_	_	_
MOVW io, #imm16	4	2	0	word (lo) ← imm16	_	_	_	_	_	*	*	_	_	_
MOVW ear, #imm16	4+	2+ (a)	(c)	word (ear) ← imm16	_	_	_	_		_	_	_	_	_
MOVW eam, #imm16	77	2 · (a)	(0)			_	_							
MOVW @AL, AH	2	2	(c)	word $((A)) \leftarrow (AH)$	_	-	-	_	_	*	*	_	_	_
XCHW A, ear	2	3	0	word (A) \leftrightarrow (ear)	_	_	_	_	_	_	_	_	_	_
XCHW A, ean	2+	3+ (a)		word (A) \leftrightarrow (eam)	_	_	_	_	_	_	_	_	_	_
XCHW RWi, ear	2	4	0	word (RWi) \leftrightarrow (ear)	_	_	_	_	_	_	_	_	_	_
XCHW RWi, ear	2+			word (RWi) \leftrightarrow (eam)	_	_	_	_	_	_	_	_	_	_
ACTIVE INVI, Call		J . (W)	_ (0)	, . / (53)										

Note: For an explanation of "(a)" and "(c)", refer to Table 4, "Number of Execution Cycles for Each Form of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

Table 8 Transfer Instructions (Long Word) [11 Instructions]

Mnemonic	#	cycles	В	Operation	LH	AH	I	S	T	N	Z	٧	С	RMW
MOVL A, ear	2	1	0	long (A) ← (ear)	_	_	_	_	_	*	*	_	_	_
MOVL A, eam	2+	3+ (a)	(d)	long (A) ← (eam)	_	_	_	_	_	*	*	_	_	_
MOVL A, # imm32	5	3	O	long (A) ← imm32	-	_	—	_	_	*	*	_	_	_
MOVL A, @SP + disp8	3	4	(d)	$long(A) \leftarrow ((SP) + disp8)$	-	_	—	—	_	*	*	_	_	_
MOVPL A, addr24	5	4	(d)	long (A) ← (addr24)	-	_	—	—	_	*	*	_	_	_
MOVPL A, @A	2	3	(d)	$long(A) \leftarrow ((A))$	-	_	-	_	_	*	*	_	_	-
MOVPL @A, RLi	2	5	(d)	$long\;((A)) \leftarrow (RLi)$	_	_	_	_	_	*	*	-	_	_
MOVL @SP + disp8, A	3	4	(d)	$ \log ((SP) + disp8) \leftarrow (A)$	_	_	_	_	_	*	*	_	_	_
MOVPL addr24, A	5	4	(d)	long (addr24) ← (A)	-	_	_	–	_	*	*	_	_	_
MOVL ear, A	2	2	O	long (ear) ← (A)	-	_	—	-	_	*	*	_	_	-
MOVL eam, A	2+	3+ (a)	(d)	long (eam) ← (A)	_	_	_	_	_	*	*	1	_	_

For an explanation of "(a)" and "(d)", refer to Table 4, "Number of Execution Cycles for Each Form of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

Table 9 Addition and Subtraction Instructions (Byte/Word/Long Word) [42 Instructions]

Mnemonic	#	cycles	В	Operation	LH	АН	ı	S	T	N	Z	٧	С	RMW
ADD A, #imm8 ADD A, dir ADD A, ear ADD A, eam ADD ear, A ADD eam, A ADDC A ADDC A, ear ADDC A, ear ADDC A, eam ADDC A, eam	2 2 2 2+ 2 2+ 1 2 2+ 1	2 3 2 3+ (a) 2 3+ (a) 2 2 3+ (a) 3	0 (b) 0 (b) 0 2×(b) 0 0 (b) 0	byte (A) \leftarrow (A) +imm8 byte (A) \leftarrow (A) +(dir) byte (A) \leftarrow (A) +(ear) byte (A) \leftarrow (A) +(eam) byte (ear) \leftarrow (ear) + (A) byte (eam) \leftarrow (eam) + (A) byte (A) \leftarrow (AH) + (AL) + (C) byte (A) \leftarrow (A) + (eam) + (C) byte (A) \leftarrow (AH) + (AL) + (C) (Decimal)	Z Z Z Z Z Z Z Z Z					* * * * * * * * * *	* * * * * * * * *	* * * * * * * * *	* * * * * * * *	- - - * * - -
SUB A, #imm8 SUB A, dir SUB A, ear SUB A, eam SUB ear, A SUB eam, A SUBC A SUBC A, ear SUBC A, ear SUBC A, eam SUBC A	2 2 2 2+ 2 2+ 1 2 2+ 1	2 3 2 3+ (a) 2 3+ (a) 2 2 3+ (a) 3	0 (b) 0 (b) 0 2×(b) 0 0 (b) 0	byte (A) \leftarrow (A) -imm8 byte (A) \leftarrow (A) - (dir) byte (A) \leftarrow (A) - (ear) byte (A) \leftarrow (A) - (eam) byte (ear) \leftarrow (ear) - (A) byte (eam) \leftarrow (eam) - (A) byte (A) \leftarrow (AH) - (AL) - (C) byte (A) \leftarrow (A) - (ear) - (C) byte (A) \leftarrow (A) - (eam) - (C) byte (A) \leftarrow (AH) - (AL) - (C) (Decimal)	Z Z Z Z Z Z Z Z Z Z Z					* * * * * * * * * *	* * * * * * * * * *	* * * * * * * *	* * * * * * * * *	- - * * - -
ADDW A ADDW A, ear ADDW A, eam ADDW A, #imm16 ADDW ear, A ADDW eam, A ADDCW A, ear ADDCW A, eam	1 2 2+ 3 2 2+ 2 2+ 2	2 2 3+ (a) 2 2 3+ (a) 2 3+ (a)	0 0 (c) 0 0 2×(c) 0 (c)	word (A) \leftarrow (AH) + (AL) word (A) \leftarrow (A) +(ear) word (A) \leftarrow (A) +(eam) word (A) \leftarrow (A) +imm16 word (ear) \leftarrow (ear) + (A) word (eam) \leftarrow (eam) + (A) word (A) \leftarrow (A) + (ear) + (C) word (A) \leftarrow (A) + (eam) + (C)	- - - - -	1 1 1 1 1 1 1				* * * * * * *	* * * * * * *	* * * * * * *	* * * * * * *	- - - * *
SUBW A SUBW A, ear SUBW A, eam SUBW A, #imm16 SUBW ear, A SUBW eam, A SUBCW A, ear SUBCW A, eam	1 2 2+ 3 2 2+ 2 2+	2 2 3+ (a) 2 2 3+ (a) 2 3+ (a)	0 0 (c) 0 0 2×(c) 0 (c)	word (A) \leftarrow (AH) - (AL) word (A) \leftarrow (A) - (ear) word (A) \leftarrow (A) - (eam) word (A) \leftarrow (A) -imm16 word (ear) \leftarrow (ear) - (A) word (eam) \leftarrow (eam) - (A) word (A) \leftarrow (A) - (ear) - (C) word (A) \leftarrow (A) - (eam) - (C)	_ _ _ _ _					* * * * * * *	* * * * * * * *	* * * * * * *	* * * * * * *	- - - * *
ADDL A, ear ADDL A, eam ADDL A, #imm32 SUBL A, ear SUBL A, eam SUBL A, #imm32	2 2+ 5 2 2+ 5	5 6+ (a) 4 5 6+ (a) 4	0 (d) 0 0 (d) 0	$\begin{array}{l} \text{long (A)} \leftarrow \text{(A)} + \text{(ear)} \\ \text{long (A)} \leftarrow \text{(A)} + \text{(eam)} \\ \text{long (A)} \leftarrow \text{(A)} + \text{imm32} \\ \\ \text{long (A)} \leftarrow \text{(A)} - \text{(ear)} \\ \text{long (A)} \leftarrow \text{(A)} - \text{(eam)} \\ \text{long (A)} \leftarrow \text{(A)} - \text{imm32} \\ \end{array}$	_ _ _ _					* * * * * *	* * * * * *	* * * * * *	* * * * * *	- - - -

For an explanation of "(a)", "(b)", "(c)" and "(d)", refer to Table 4, "Number of Execution Cycles for Each Form of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

Table 10 Increment and Decrement Instructions (Byte/Word/Long Word) [12 Instructions]

Mn	emonic	#	cycles	В	Operation	LH	АН	I	S	Т	N	Z	٧	С	RMW
INC INC	ear eam	2 2+	2 3+ (a)	0 2× (b)	byte (ear) ← (ear) +1 byte (eam) ← (eam) +1	_	_	_	_	_	*	*	*	_	*
DEC DEC	ear eam	2 2+	2 3+ (a)	0 2× (b)	byte (ear) ← (ear) −1 byte (eam) ← (eam) −1	 - 	_	_ _	 -	_	*	*	*	 - -	*
INCW INCW	ear eam	2 2+	2 3+ (a)	0 2× (c)	word (ear) \leftarrow (ear) +1 word (eam) \leftarrow (eam) +1	_	_	_	_	_	*	*	*	_	*
DECW DECW		2 2+	2 3+ (a)	0 2× (c)	word (ear) ← (ear) -1 word (eam) ← (eam) -1	 -	_	_ _	 -	_ _	*	*	*	 - -	*
INCL INCL	ear eam	2 2+	4 5+ (a)	0 2× (d)	long (ear) ← (ear) +1 long (eam) ← (eam) +1	_	_	_	_	_	*	*	*	_	*
DECL DECL	ear eam	2 2+	4 5+ (a)	0 2× (d)	long (ear) ← (ear) -1 long (eam) ← (eam) -1	 -	_ _	_ _	_ _	_ _	*	*	*	_ _	*

For an explanation of "(a)", "(b)", "(c)" and "(d)", refer to Table 4, "Number of Execution Cycles for Each Form of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

Table 11 Compare Instructions (Byte/Word/Long Word) [11 Instructions]

Mn	emonic	#	cycles	В	Operation	LH	AH	I	S	T	N	Z	٧	С	RMW
CMP	Α	1	2	0	byte (AH) – (AL)	_	_	_	_	_	*	*	*	*	_
CMP	A, ear	2	2	0	byte (A) – (ear)	_	_	_	_	_	*	*	*	*	_
CMP	A, eam	2+	2+ (a)	(b)	byte (A) – (eam)	_	_	_	_	_	*	*	*	*	_
СМР	A, #imm8	2	2 ′	O´	byte (A) – imm8	-	_	_	_	_	*	*	*	*	_
CMPW	Α	1	2	0	word (AH) – (AL)	_	_	_	_	١	*	*	*	*	_
CMPW	A, ear	2	2	0	word (A) – (ear)	-	_	_	_	_	*	*	*	*	_
CMPW	A, eam	2+	2+ (a)	(c)	word (A) – (eam)	-	_	_	_	_	*	*	*	*	_
CMPW	A, #imm16	3	2	0	word (A) – imm16	-	_	_	_	_	*	*	*	*	_
CMPL	A, ear	2	3	0	long (A) – (ear)	_	_	_	_	١	*	*	*	*	_
CMPL	A, eam	2+	4+ (a)	(d)	long (A) – (eam)	-	_	_	_	_	*	*	*	*	_
CMPL	A, #imm32	5	3	0	long (A) – imm32	-	_	_	_	_	*	*	*	*	_

For an explanation of "(a)", "(b)", "(c)" and "(d)", refer to Table 4, "Number of Execution Cycles for Each Form of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

Table 12 Unsigned Multiplication and Division Instructions (Word/Long Word) [11 Instructions]

Mnen	nonic	#	cycles	В	Operation	LH	AH	I	S	T	N	Z	٧	С	RMW
DIVU	Α	1	*1	0	word (AH) /byte (AL)	_	_	_	_	_	_	_	*	*	_
DIVU	A, ear	2	*2	0	Quotient \rightarrow byte (AL) Remainder \rightarrow byte (AH) word (A)/byte (ear) Quotient \rightarrow byte (A) Remainder \rightarrow byte (ear)	_	_	_	_	_	_	_	*	*	_
DIVU	A, eam	2+	*3	*6	word (A)/byte (eam)	_	_	_	_	_	_	_	*	*	_
DIVUW	A, ear	2	*4	0	Quotient → byte (A) Remainder → byte (eam) long (A)/word (ear) Quotient → word (A) Remainder → word (ear)	_	_	_	_	_	_	_	*	*	_
DIVUW	A, eam	2+	*5	*7		_	_	_	_	_	_	_	*	*	-
MULU	Α	1	*8	0	byte (AH) \times byte (AL) \rightarrow word (A)	_	_	_	_	_	_	_	_	_	_
MULU	A, ear	2	*9	0	byte $(A) \times byte (ear) \rightarrow word (A)$	_	_	_	–	_	–	_	_	_	_
MULU	A, eam	2+	*10	(b)		_	-	_	_	_	-	_	_	_	_
MULUW		1	*11	0	word (AH) \times word (AL) \rightarrow long (A)	_	-	_	-	_	-	_	_	_	_
MULUW		2	*12	0	word (A) \times word (ear) \rightarrow long (A)	_	-	_	-	_	-	_	_	_	_
MULUW	A, eam	2+	*13	(c)	word (A) \times word (eam) \rightarrow long (A)	_	_	_	-	_	-	_	_	_	_

For an explanation of "(b)" and "(c), refer to Table 5, "Correction Values for Number of Cycle Used to Calculate Number of Actual Cycles."

- *1: 3 when dividing into zero, 6 when an overflow occurs, and 14 normally.
- *2: 3 when dividing into zero, 5 when an overflow occurs, and 13 normally.
- *3: 5 + (a) when dividing into zero, 7 + (a) when an overflow occurs, and 17 + (a) normally.
- *4: 3 when dividing into zero, 5 when an overflow occurs, and 21 normally.
- *5: 4 + (a) when dividing into zero, 7 + (a) when an overflow occurs, and 25 + (a) normally.
- *6: (b) when dividing into zero or when an overflow occurs, and $2 \times (b)$ normally.
- *7: (c) when dividing into zero or when an overflow occurs, and $2 \times$ (c) normally.
- *8: 3 when byte (AH) is zero, and 7 when byte (AH) is not 0.
- *9: 3 when byte (ear) is zero, and 7 when byte (ear) is not 0.
- *10:4 + (a) when byte (eam) is zero, and 8 + (a) when byte (eam) is not 0.
- *11:3 when word (AH) is zero, and 11 when word (AH) is not 0.
- *12:3 when word (ear) is zero, and 11 when word (ear) is not 0.
- *13:4 + (a) when word (eam) is zero, and 12 + (a) when word (eam) is not 0.

Table 13 Signed Multiplication and Division Instructions (Word/Long Word) [11 Insturctions]

Mnei	monic	#	cycles	В	Operation	LH	AH	ı	S	T	N	Z	٧	С	RMW
DIV	Α	2	*1	0	word (AH) /byte (AL)	Z	_	_	_	_	_	_	*	*	_
DIV	A, ear	2	*2	0	Quotient → byte (AL) Remainder → byte (AH) word (A)/byte (ear) Quotient → byte (A) Remainder → byte (ear)	Z	_	_	_	_	_	_	*	*	_
DIV	A, eam	2+	*3	*6	word (A)/byte (eam)	Ζ	_	_	_	_	_	_	*	*	_
DIVW	A, ear A, eam	2 2+	*4 *5	0 *7	Quotient \rightarrow byte (A) Remainder \rightarrow byte (eam) long (A)/word (ear) Quotient \rightarrow word (A) Remainder \rightarrow word (ear) long (A)/word (eam) Quotient \rightarrow word (A) Remainder \rightarrow word (eam)	_	_	1 1	_	_	1 1	1 1	*	*	_
MUL	Α	2	*8	0	byte (AH) \times byte (AL) \rightarrow word (A)	_	_	_	_	_	1	_	_	_	_
MUL	A, ear	2	*9	0	byte (A) \times byte (ear) \rightarrow word (A)	—	_	_	—	_		_	_	_	_
MUL	A, eam	2+	*10	(b)	byte (A) \times byte (eam) \rightarrow word (A)	—	_	_	-	_	_	_	_	_	_
MULW	/ A	2	*11	0	word (AH) \times word (AL) \rightarrow long (A)	—	_	_	—	_		_	_	_	_
MULW	A, ear	2	*12	0	word (A) \times word (ear) \rightarrow long (A)	—	_	_	-	_	-	_	_	_	_
MULW	A, eam	2+	*13	(b)	word $(A) \times word (eam) \rightarrow long (A)$	_	_	_	_	_	_	-	_	-	_

For an explanation of "(b)" and "(c)", refer to Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

- *1: 3 when dividing into zero, 8 or 18 when an overflow occurs, and 18 normally.
- *2: 3 when dividing into zero, 10 or 21 when an overflow occurs, and 22 normally.
- *3: 4 + (a) when dividing into zero, 11 + (a) or 22 + (a) when an overflow occurs, and 23 + (a) normally.
- *4: When the dividend is positive: 4 when dividing into zero, 10 or 29 when an overflow occurs, and 30 normally. When the dividend is negative: 4 when dividing into zero, 11 or 30 when an overflow occurs, and 31 normally.
- *5: When the dividend is positive: 4 + (a) when dividing into zero, 11 + (a) or 30 + (a) when an overflow occurs, and 31 + (a) normally.
 - When the dividend is negative: 4 + (a) when dividing into zero, 12 + (a) or 31 + (a) when an overflow occurs, and 32 + (a) normally.
- *6: (b) when dividing into zero or when an overflow occurs, and $2 \times (b)$ normally.
- *7: (c) when dividing into zero or when an overflow occurs, and $2 \times$ (c) normally.
- *8: 3 when byte (AH) is zero, 12 when the result is positive, and 13 when the result is negative.
- *9: 3 when byte (ear) is zero, 12 when the result is positive, and 13 when the result is negative.
- *10:4 + (a) when byte (eam) is zero, 13 + (a) when the result is positive, and 14 + (a) when the result is negative.
- *11:3 when word (AH) is zero, 12 when the result is positive, and 13 when the result is negative.
- *12:3 when word (ear) is zero, 16 when the result is positive, and 19 when the result is negative.
- *13:4 + (a) when word (eam) is zero, 17 + (a) when the result is positive, and 20 + (a) when the result is negative.

Note: Which of the two values given for the number of execution cycles applies when an overflow error occurs in a DIV or DIVW instruction depends on whether the overflow was detected before or after the operation.

Table 14 Logical 1 Instructions (Byte, Word) [39 Instructions]

Mn	emonic	#	cycles	В	Operation	LH	АН	Ι	S	T	N	Z	٧	С	RMW
AND AND AND AND AND	A, #imm8 A, ear A, eam ear, A eam, A	2 2 2+ 2 2+	2 2 3+ (a) 3 3+ (a)	0 0 (b) 0 2× (b)	byte (A) \leftarrow (A) and imm8 byte (A) \leftarrow (A) and (ear) byte (A) \leftarrow (A) and (eam) byte (ear) \leftarrow (ear) and (A) byte (eam) \leftarrow (eam) and (A)	_ _ _ _	_ _ _ _	_ _ _ _	_ _ _ _	_ _ _ _	* * * *	* * * * *	RRRRR	_ _ _ _	_ _ _ * *
OR OR OR OR OR	A, #imm8 A, ear A, eam ear, A eam, A	2 2 2+ 2 2+	2 2 3+ (a) 3 3+ (a)	0 0 (b) 0 2× (b)	byte (A) \leftarrow (A) or imm8 byte (A) \leftarrow (A) or (ear) byte (A) \leftarrow (A) or (eam) byte (ear) \leftarrow (ear) or (A) byte (eam) \leftarrow (eam) or (A)	 - - - -	_ _ _ _	- - - -	_ _ _ _	_ _ _ _	* * * *	* * * * *	RRRRR	- - - -	- - * *
XOR XOR XOR XOR XOR NOT NOT	A, #imm8 A, ear A, eam ear, A eam, A A ear eam	2 2 2+ 2 2+ 1 2 2+	2 2	0 0 (b) 0 2× (b) 0 0 2× (b)	byte (A) ← not (A) byte (ear) ← not (ear)	- - - - -					* * * * * * *	* * * * * * * *	RRRRRRRR		- - * * - *
ANDW ANDW ANDW	A, #imm16 A, ear A, eam	1 3 2 2+ 2 2+	2 2 3+ (a) 3 3+ (a)	0 0 (c) 0 2×(c)	word (A) \leftarrow (AH) and (A) word (A) \leftarrow (A) and imm16 word (A) \leftarrow (A) and (ear) word (A) \leftarrow (A) and (eam) word (ear) \leftarrow (ear) and (A) word (eam) \leftarrow (eam) and (A)	_ _ _ _ _	_ _ _ _	- - - -		_ _ _ _	* * * * * *	* * * * * *	RRRRRR	_ _ _ _	- - - * *
ORW ORW ORW ORW ORW	A A, #imm16 A, ear A, eam ear, A eam, A	1 3 2 2+ 2 2+	2 2 2 3+ (a) 3 3+ (a)	0 0 (c) 0 2×(c)	word (A) \leftarrow (AH) or (A) word (A) \leftarrow (A) or imm16 word (A) \leftarrow (A) or (ear) word (A) \leftarrow (A) or (eam) word (ear) \leftarrow (ear) or (A) word (eam) \leftarrow (eam) or (A)	 - - - -	_ _ _ _	- - - -		_ _ _ _ _	* * * * *	* * * * * *	RRRRRR	_ _ _ _ _	- - - * *
XORW XORW XORW	A, #imm16 A, ear A, eam ear, A eam, A A	1 3 2 2+ 2 2+ 1 2 2+	2 2	0 0 (c) 0 2×(c) 0 0 2×(c)	word (A) \leftarrow not (A) word (ear) \leftarrow not (ear)	- - - - - -	_ _ _ _ _ _	_ _ _ _ _		_ _ _ _ _ _	* * * * * * *	* * * * * * * *	*********		- - - * * *

For an explanation of "(a)", "(b)", "(c)" and "(d)", refer to Table 4, "Number of Execution Cycles for Each Form of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

Table 15 Logical 2 Instructions (Long Word) [6 Instructions]

Mnemonic	#	cycles	В	Operation	LH	AH	ı	S	T	N	Z	٧	С	RMW
ANDL A, ear ANDL A, eam	2 2+	5 6+ (a)	0 (d)	long (A) \leftarrow (A) and (ear) long (A) \leftarrow (A) and (eam)	_	_	_	_	_	*	*	R R	_	_
ORL A, ear ORL A, eam	2 2+	5 6+ (a)	0 (d)	long (A) \leftarrow (A) or (ear) long (A) \leftarrow (A) or (eam)	 - 	_ _	_ _	 - -	_	*	*	R R	_ _	_
XORL A, ear XORL A, eam	2 2+	5 6+ (a)	0 (d)	$\begin{array}{c} \text{long (A)} \leftarrow \text{(A) xor (ear)} \\ \text{long (A)} \leftarrow \text{(A) xor (eam)} \end{array}$	 - 	_ _	_ _	_ _	_ _	*	*	R R	_ _	_ _

For an explanation of "(a)" and "(d)", refer to Table 4, "Number of Execution Cycles for Each Form of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

Table 16 Sign Inversion Instructions (Byte/Word) [6 Instructions]

Mn	emonic	#	cycles	В	Operation	LH	АН	I	S	T	N	Z	٧	С	RMW
NEG	Α	1	2	0	byte (A) \leftarrow 0 – (A)	Х	_	_	_	-	*	*	*	*	_
NEG NEG	ear eam	2 2+	2 3+ (a)	0 2× (b)	byte (ear) \leftarrow 0 – (ear) byte (eam) \leftarrow 0 – (eam)	- -	_ _	_ _	 -		*	*	*	*	*
NEGW	Α	1	2	0	word (A) \leftarrow 0 – (A)	_	_	_	_	-	*	*	*	*	-
NEGW NEGW		2 2+	2 3+ (a)	0 2× (c)	word (ear) \leftarrow 0 - (ear) word (eam) \leftarrow 0 - (eam)	-	_ _	_ _	_ _		*	*	*	*	*

For an explanation of "(a)", "(b)" and "(c)" and refer to Table 4, "Number of Execution Cycles for Each Form of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

Table 17 Absolute Value Instructions (Byte/Word/Long Word) [3 Insturctions]

Mnemonic	#	cycles	В	Operation	LH	АН	I	S	T	N	Z	٧	С	RMW
ABS A	2	2	0	byte (A) ← absolute value (A)	Ζ	_	_	_	_	*	*	*	_	_
ABSW A	2	2	0	word $(A) \leftarrow$ absolute value (A)	_	_	_	_	_	*	*	*	_	-
ABSL A	2	4	0	long (A) ← absolute value (A)	-	_	_	-	_	*	*	*	_	-

Table 18 Normalize Instructions (Long Word) [1 Instruction]

Mnemonic	#	cycles	В	Operation	LH	АН	I	S	T	N	Z	٧	С	RMW
NRML A, R0	2	*		long (A) ← Shifts to the position at which "1" was set first byte (R0) ← current shift count	-	_	-	1	*	1	_	ı	ı	_

^{*:5} when the contents of the accumulator are all zeroes, 5 + (R0) in all other cases.

Table 19 Shift Instructions (Byte/Word/Long Word) [27 Instructions]

Mnemonic	#	cycles	В	Operation	LH	АН	I	S	T	N	Z	٧	С	RMW
RORC A	2	2	0	byte (A) ← Right rotation with carry	_	_	_	_	_	*	*	_	*	_
ROLC A	2	2	0	byte (A) ← Left rotation with carry	_	_	_	_	-	*	*	-	*	-
RORC ear	2	2	0	byte (ear) ← Right rotation with carry	_	_	_	_	_	*	*	_	*	*
RORC eam	2+	3+ (a)	2× (b)	byte (eam) ← Right rotation with carry	_	_	_	_	–	*	*	-	*	*
ROLC ear	2	2	0	byte (ear) ← Left rotation with carry	_	_	-	_	-	*	*	-	*	*
ROLC eam	2+	3+ (a)	2× (b)	byte (eam) ← Left rotation with carry	_	_	_	_	-	*	*	-	*	*
ASR A, R0	2	*1	0	byte (A) ← Arithmetic right barrel shift (A, R0)	_	_	_	_	*	*	*	_	*	_
LSR A, R0	2	*1	0	byte (A) \leftarrow Logical right barrel shift (A, R0)	_	-	_	—	*	*	*	-	*	-
LSL A, R0	2	*1	0	byte (A) ← Logical left barrel shift (A, R0)	-	-	_	_	-	*	*	-	*	-
ASR A, #imm	3	*3	0	byte (A) ← Arithmetic right barrel shift (A, imm8)	_	_	_	_	*	*	*	_	*	_
LSR A, #imm	3 3	*3	0	byte (A) ← Logical right barrel shift (A, imm8)	_	-	_	—	*	*	*	_	*	-
LSL A, #imm	3	*3	0	byte (A) ← Logical left barrel shift (A, imm8)	_	_	–	_	-	*	*	-	*	-
ASRW A	1	2	0	word (A) ← Arithmetic right shift (A, 1 bit)	_	_	_	_	*	*	*	_	*	_
LSRW A/SHRW A	۱ ۱	2	0	word (A) ← Logical right shift (A, 1 bit)	_	-	_	_	*	R	*	-	*	-
LSLW A/SHLW A	1	2	0	word (A) ← Logical left shift (A, 1 bit)	_	-	_	_	-	*	*	-	*	-
ASRW A, R0	2	*1	0	word (A) ← Arithmetic right barrel shift (A, R0)	_	_	_	_	*	*	*	_	*	_
LSRW A, R0	2	*1	0	word (A) ← Logical right barrel shift (A, R0)	_	-	_	—	*	*	*	_	*	-
LSLW A, R0	2	*1	0	word (A) ← Logical left barrel shift (A, R0)	_	_	-	_	-	*	*	-	*	-
ASRW A, #imm		*3	0	word (A) ← Arithmetic right barrel shift (A, imm8)	_	_	_	_	*	*	*	_	*	_
LSRW A, #imm		*3	0	word (A) ← Logical right barrel shift (A, imm8)	_	-	_	_	*	*	*	_	*	-
LSLW A, #imm	3	*3	0	word (A) \leftarrow Logical left barrel shift (A, imm8)	_	_	–	_	-	*	*	-	*	-
ASRL A, R0	2	*2	0	long (A) ← Arithmetic right shift (A, R0)	_	_	-	-	*	*	*	_	*	_
LSRL A, R0	2	*2	0	long (A) ← Logical right barrel shift (A, R0)	_	-	-	_	*	*	*	-	*	-
LSLL A, R0	2	*2	0	long $(A) \leftarrow$ Logical left barrel shift $(A, R0)$	_	-	_	_	-	*	*	-	*	-
ASRL A, #imm		*4	0	long (A) ← Arithmetic right shift (A, imm8)	_	_	_	_	*	*	*	_	*	_
LSRL A, #imm		*4	0	long (A) \leftarrow Logical right barrel shift (A, imm8)	_	_	-	_	*	*	*	-	*	-
LSLL A, #imm	3 3	*4	0	long (A) \leftarrow Logical left barrel shift (A, imm8)	_	-	-	_	-	*	*	-	*	-

For an explanation of "(a)" and "(b)", refer to Table 4, "Number of Execution Cycles for Each Form of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

^{*1: 3} when R0 is 0, 3 + (R0) in all other cases.

^{*2: 3} when R0 is 0, 4 + (R0) in all other cases.

^{*3: 3} when imm8 is 0, 3 + (imm8) in all other cases.

^{*4: 3} when imm8 is 0, 4 + (imm8) in all other cases.

Table 20 Branch 1 Instructions [31 Instructions]

Mne	monic	#	cycles	В	Operation	LH	АН	I	S	T	N	Z	٧	С	RMW
BZ/BEC	Q rel	2	*1	0	Branch when $(Z) = 1$	_	_	_	-	_	_	_	_	_	_
BNZ/BN	NE rel	2	*1	0	Branch when $(Z) = 0$	_	_	_	_	_	_	_	_	_	_
BC/BLC) rel	2	*1	0	Branch when $(C) = 1$	_	_	_	_	_	-	_	_	_	_
BNC/BH	HS rel	2	*1	0	Branch when $(C) = 0$	_	_	_	_	_	-	_	_	_	_
BN	rel	2	*1	0	Branch when $(N) = 1$	_	_	-	_	_	-	_	_	_	_
BP	rel	2	*1	0	Branch when $(N) = 0$	_	_	_	_	_	-	_	_	_	_
BV	rel	2	*1	0	Branch when $(V) = 1$	_	_	-	_	_	-	_	_	_	_
BNV	rel	2	*1	0	Branch when $(V) = 0$	_	_	-	_	_	-	_	_	_	_
BT	rel	2	*1	0	Branch when $(T) = 1$	_	_	-	_	_	-	_	_	_	_
BNT	rel	2	*1	0	Branch when $(T) = 0$	_	_	-	_	_	-	_	_	_	_
BLT	rel	2	*1	0	Branch when (V) xor $(N) = 1$	_	_	-	_	_	-	_	_	_	_
BGE	rel	2	*1	0	Branch when (V) xor $(N) = 0$	_	_	-	_	_	-	_	_	_	_
BLE	rel	2	*1	0	((V) xor (N)) or (Z) = 1	_	_	-	_	_	-	_	_	_	_
BGT	rel	2	*1	0	((V) xor(N)) or(Z) = 0	_	_	-	_	_	-	_	_	_	_
BLS	rel	2	*1	0	Branch when (C) or $(Z) = 1$	_	_	-	_	_	-	_	_	_	_
BHI	rel	2	*1	0	Branch when (C) or $(Z) = 0$	_	_	-	_	_	-	_	_	_	_
BRA	rel	2	*1	0	Branch unconditionally	_	_	_	_	_	-	_	_	-	-
JMP	@A	1	2	0	word (PC) \leftarrow (A)	_	_	_	_	_	_	_	_	_	_
JMP	addr16	3	2	0	word (PC) ← addr16	_	_	-	_	_	-	_	_	_	_
JMP	@ear	2	3	0	word (PC) ← (ear)	_	_	_	_	_	-	_	_	_	_
JMP	@eam	2+	4+ (a)	(c)	word (PC) ← (eam)	_	_	-	_	_	-	_	_	_	_
JMPP	@ear *3	2	3	0	word (PC) \leftarrow (ear), (PCB) \leftarrow (ear +2)	_	_	-	_	_	-	_	_	_	_
JMPP	@eam *3	2+	4+ (a)	(d)	$word(PC) \leftarrow (eam), (PCB) \leftarrow (eam +2)$	_	_	-	_	_	-	_	_	_	_
JMPP	addr24	4	3	0	word (PC) ← ad24 0 to 15	_	_	-	_	_	-	_	_	_	_
					(PCB) ← ad24 16 to 23										
CALL	@ear *4	2	4	(c)	word (PC) ← (ear)	_	_	-	_	_	-	_	_	_	_
CALL	@eam *4	2+	5+ (a)	2× (c)	word (PC) ← (eam)	_	_	_	_	_	-	_	_	_	_
CALL	addr16 *5	3	5	(c)	word (PC) ← addr16	_	_	_	_	_	-	_	_	_	_
CALLV	#vct4 *5	1	5	2× (c)	Vector call linstruction	_	_	-	_	_	-	_	_	_	_
CALLP	@ear *6	2	7	2× (c)	word (PC) \leftarrow (ear) 0 to 15,	_	_	-	_	_	-	_	_	_	_
					(PCB) ← (ear) 16 to 23										
CALLP	@eam *6	2+	8+ (a)	*2	word (PC) \leftarrow (eam) 0 to 15,	_	_	_	_	_	-	_	_	_	-
					(PCB) ← (eam) 16 to 23										
CALLP	addr24 *7	4	7	2× (c)	word (PC) ← addr 0 to 15, (PCB) ← addr 16 to 23	_	-	_	-	_	_	_	-	-	-
					(F CD) ← auui 10 t0 23										

For an explanation of "(a)", "(c)" and "(d)", refer to Table 4, "Number of Execution Cycles for Each Form of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

^{*1: 3} when branching, 2 when not branching.

^{*2:} $3 \times (c) + (b)$

^{*3:} Read (word) branch address.

^{*4:} W: Save (word) to stack; R: Read (word) branch address.

^{*5:} Save (word) to stack.

^{*6:} W: Save (long word) to W stack; R: Read (long word) branch address.

^{*7:} Save (long word) to stack.

Table 21 Branch 2 Instructions [20 Instructions]

Mnemonic	#	cycle	В	Operation	LH	AH	ı	S	T	N	Z	٧	С	RMW
CBNE A, #imm8, rel	3	*1	0	Branch when byte (A) ≠ imm8	_	_	_	_	_	*	*	*	*	_
CWBNE A, #imm16, rel	4	*1	0	Branch when byte (A) ≠ imm16	_	_	_	_	_	*	*	*	*	_
CBNE ear, #imm8, rel	4	*1	0	Branch when byte (ear) ≠ imm8	_	_	_	_	_	*	*	*	*	_
CBNE eam, #imm8, rel	4+	*3	(b)	Branch when byte (eam) ≠ imm8	—	_	—	-	_	*	*	*	*	_
CWBNE ear, #imm16, rel	5	*1	0	Branch when word (ear) ≠ imm16	-	_	—	-	_	*	*	*	*	_
CWBNE eam, #imm16, rel	5+	*3	(c)	Branch when word (eam) ≠ imm16	-	_	_	-	_	*	*	*	*	_
DBNZ ear, rel	3	*2	0	Branch when byte (ear) = (ear) – 1, and (ear) ≠ 0	_	_	_	_	_	*	*	*	-	_
DBNZ eam, rel	3+	*4	2× (b)	Branch when byte (ear) = (eam) – 1, and (eam) ≠ 0	_	_	_	_	_	*	*	*	_	*
DWBNZ ear, rel	3	*2	0	Branch when word (ear) = $(ear) - 1$, and $(ear) \neq 0$	_	_	_	_	_	*	*	*	_	_
DWBNZ eam, rel	3+	*4	2× (c)	Branch when word (eam) = $(eam) - 1$, and $(eam) \neq 0$	_	_	_	_	_	*	*	*	_	*
INT #vct8	2	14	8× (c)	Software interrupt	_	_	R	s	_	_	_	_	_	_
INT addr16	3	12	6× (c)	Software interrupt	_	_	R	S	_	_	_	_	_	_
INTP addr24	4	13	6× (c)	Software interrupt	_	_	R	S	_	_	_	_	_	_
INT9	1	14	8× (c)	Software interrupt	_	_	R	S	_	_	_	_	_	_
RETI	1	9	6× (c)	Return from interrupt	-	_	*	*	*	*	*	*	*	_
RETIQ *6	2	11	*5	Return from interrupt	_	_	*	*	*	*	*	*	*	-
LINK #imm8	2	6	(c)	At constant entry, save old frame pointer to stack, set new frame pointer, and allocate local pointer	_	_	_	_	_	_	_	_	_	-
UNLINK	1	5	(c)	area At constant entry, retrieve old frame pointer from stack.	_	_	_	_	_	_	_	_	_	_
RET *7 RETP *8	1 1	4 5	(c) (d)	Return from subroutine Return from subroutine	_	_ _	 - 	_	_	_	_ _	 - 	_ _	_

For an explanation of "(b)", "(c)" and "(d)", refer to Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

- *1: 4 when branching, 3 when not branching
- *2: 5 when branching, 4 when not branching
- *3: 5 + (a) when branching, 4 + (a) when not branching
- *4: 6 + (a) when branching, 5 + (a) when not branching
- *5: $3 \times (b) + 2 \times (c)$ when an interrupt request is generated, $6 \times (c)$ when returning from the interrupt.
- *6: High-speed interrupt return instruction. When an interrupt request is detected during this instruction, the instruction branches to the interrupt vector without performing stack operations when the interrupt is generated.
- *7: Return from stack (word)
- *8: Return from stack (long word)

Table 22 Other Control Instructions (Byte/Word/Long Word) [36 Instructions]

Mnemonic	#	cycles	В	Operation	LH	AH	I	S	T	N	Z	٧	С	RMW
PUSHW A PUSHW AH PUSHW PS PUSHW rlst	1 1 1 2	3 3 3 *3	(C) (C) (C) *4	word (SP) \leftarrow (SP) -2, ((SP)) \leftarrow (A) word (SP) \leftarrow (SP) -2, ((SP)) \leftarrow (AH) word (SP) \leftarrow (SP) -2, ((SP)) \leftarrow (PS) (SP) \leftarrow (SP) -2n, ((SP)) \leftarrow (rlst)	_ _ _ _				- - -	_ _ _ _	_ _ _ _		- - -	- - -
POPW A POPW AH POPW PS POPW rlst	1 1 1 2	3 3 3 *2	(C) (C) (C) *4	word (A) \leftarrow ((SP)), (SP) \leftarrow (SP) +2 word (AH) \leftarrow ((SP)), (SP) \leftarrow (SP) +2 word (PS) \leftarrow ((SP)), (SP) \leftarrow (SP) +2 (rlst) \leftarrow ((SP)) , (SP) \leftarrow (SP)	_ _ _ _	*	- * -	- * -	- - * -	- - * -	- - * -	- * -	- * -	- - - -
JCTX @A	1	9	6× (c)	Context switch instruction	_	_	*	*	*	*	*	*	*	_
AND CCR, #imm OR CCR, #imm		3	0 0	byte (CCR) \leftarrow (CCR) and imm8 byte (CCR) \leftarrow (CCR) or imm8	 - -	_	*	*	*	*	*	*	*	_ _
MOV RP, #imm8 MOV ILM, #imm8	2 2	2 2	0 0	byte (RP) ←imm8 byte (ILM) ←imm8	 - -	_	_	_ _	_ _	_ _	 - -	_	_	_ _
MOVEA RWi, ear MOVEA RWi, eam MOVEA A, ear MOVEA A, eam	2 2+ 2 2+	2 ′	0 0 0 0	word (RWi) ←ear word (RWi) ←eam word(A) ←ear word (A) ←eam	_ _ _ _	- * *		_ _ _	_ _ _ _	_ _ _ _	_ _ _ _		_ _ _	- - - -
ADDSP #imm8 ADDSP #imm16	2 3	3 3	0 0	word (SP) ← ext (imm8) word (SP) ← imm16	 - -	_	_	_ _	_ _	 -	 -	_	_	_ _
MOV A, brgl MOV brg2, A MOV brg2, #imm8	2 2 3	*1 1 2	0 0 0	byte (A) \leftarrow (brgl) byte (brg2) \leftarrow (A) byte (brg2) \leftarrow imm8	Z - -	*	_ _ _	<u> </u>	_ _ _	* *	*		_ _ _	- - -
NOP ADB DTB PCB SPB NCC CMR	1 1 1 1 1 1	1 1 1 1 1 1	0 0 0 0 0 0	No operation Prefix code for AD space access Prefix code for DT space access Prefix code for PC space access Prefix code for SP space access Prefix code for no flag change Prefix code for the common register bank	- - - - -				- - - - -	_ _ _ _ _	_ _ _ _ _		_ _ _ _ _	- - - - -
MOVW SPCU, #imm16 MOVW SPCL, #imm16 SETSPC CLRSPC	4 4 2 2	2 2 2 2	0 0 0 0	word (SPCU) ← (imm16) word (SPCL) ← (imm16) Stack check ooperation enable Stack check ooperation disable	 - - -	 - - -		_ _ _	_ _ _ _	 - - -	 - - -	 - - -	_ _ _	- - - -
BTSCN A BTSCNS A BTSCND A	2 2 2	*5 *6 *7	0 0 0	byte (A) \leftarrow position of "1" bit in word (A) byte (A) \leftarrow position of "1" bit in word (A) \times 2 byte (A) \leftarrow position of "1" bit in word (A) \times 4	Z Z Z	_ 	_ _ _		_ _ _	_ _ _	* *	_ _ _	- - -	_ _ _

For an explanation of "(a)" and "(c)", refer to Tables 4 and 5.

*1: PCB, ADB, SSB, USB, and SPB: 1 cycle

DTB: 2 cycles DPR: 3 cycles

*2: $3 + 4 \times (pop count)$

*3: $3 + 4 \times (push count)$

*4: Pop count \times (c), or push count \times (c)

*5: 3 when AL is 0, 5 when AL is not 0.

*6: 4 when AL is 0, 6 when AL is not 0.

*7: 5 when AL is 0, 7 when AL is not 0.

Table 23 Bit Manipulation Instructions [21 Instructions]

Mı	nemonic	#	cycles	В	Operation	LH	AH	I	S	T	N	Z	٧	С	RMW
MOVB MOVB	A, dir:bp A, addr16:bp A, io:bp	3 4 3	3 3 3	(b) (b)	byte (A) \leftarrow (dir:bp) b byte (A) \leftarrow (addr16:bp) b byte (A) \leftarrow (io:bp) b	Z Z Z	* *	_ _ _	_ _ _	 - -	* *	* *	_ _ _	_ _ _	_ _ _
MOVB MOVB MOVB	dir:bp, A addr16:bp, A io:bp, A	3 4 3	4 4 4		bit (dir:bp) b \leftarrow (A) bit (addr16:bp) b \leftarrow (A) bit (io:bp) b \leftarrow (A)	- - -	 - -	_ _ _	_ _ _	 - -	* *	* *	_ _ _	- - -	* * *
SETB SETB SETB	dir:bp addr16:bp io:bp	3 4 3	4 4 4		bit (dir:bp) b \leftarrow 1 bit (addr16:bp) b \leftarrow 1 bit (io:bp) b \leftarrow 1	- - -	_ _ _	_ _ _	_ _ _	 - -	_ _ _	- -	_ _ _	_ _ _	* *
CLRB CLRB CLRB	dir:bp addr16:bp io:bp	3 4 3	4 4 4	2× (b) 2× (b) 2× (b)	bit (dir:bp) b \leftarrow 0 bit (addr16:bp) b \leftarrow 0 bit (io:bp) b \leftarrow 0	- - -	 - -	_ _ _	_ _ _	 - -	_ _ _		_ _ _	_ _ _	* *
BBC BBC BBC	dir:bp, rel addr16:bp, rel io:bp, rel	4 5 4	*1 *1 *1	(b) (b)	Branch when (dir:bp) b = 0 Branch when (addr16:bp) b = 0 Branch when (io:bp) b = 0	_ _ _	 - -	_ _ _	_ _ _	 - -	_ _ _	* *	_ _ _	_ _ _	- - -
BBS BBS BBS	dir:bp, rel addr16:bp, rel io:bp, rel	4 5 4	*1 *1 *1	(b) (b)	Branch when (dir:bp) b = 1 Branch when (addr16:bp) b = 1 Branch when (io:bp) b = 1	- - -	 - -	_ _ _	_ _ _	 - -	_ _ _	* *	_ _ _	- - -	- - -
SBBS	addr16:bp, rel	5	*2	2× (b)	Branch when (addr16:bp) b = 1, bit = 1	_	_	_	_	_	_	*	_	_	*
WBTS	io:bp	3	*3	*4	Wait until (io:bp) b = 1	_	_	_	_	_	_	_	_	_	_
WBTC	io:bp	3	*3	*4	Wait until (io:bp) b = 0	_	_	_	_	_	_	_	_	_	_

For an explanation of "(b)", refer to Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

^{*1: 5} when branching, 4 when not branching

^{*2: 7} when condition is satisfied, 6 when not satisfied

^{*3:} Undefined count

^{*4:} Until condition is satisfied

Table 24 Accumulator Manipulation Instructions (Byte/Word) [6 Instructions]

Mnemonic	#	cycles	В	Operation	LH	АН	ı	S	Т	N	Z	٧	С	RMW
SWAP	1	3	0	byte (A) 0 to $7 \leftarrow \rightarrow$ (A) 8 to 15	_	_	-	_	_	_	1	_	_	-
SWAPW	1	2	0	word $(AH) \leftarrow \rightarrow (AL)$	_	*	_	_	_	_	_	_	_	_
EXT	1	1	0	Byte code extension	Х	_	_	_	_	*	*	_	_	_
EXTW	1	2	0	Word code extension	_	Х	_	_	_	*	*	_	_	-
ZEXT	1	1	0	Byte zero extension	Z	_	_	—	_	R	*	—	_	-
ZEXTW	1	2	0	Word zero extension	-	Ζ	_	-	_	R	*	-	-	-

Table 25 String Instructions [10 Instructions]

Mnemonic	#	cycles	В	Operation	LH	АН	I	S	T	N	Z	٧	С	RMW
MOVS/MOVSI	2	*2	*3	Byte transfer @AH+ ← @AL+, counter = RW0	_	_	_	_	_	_	_	_	_	_
MOVSD	2	*2	*3	Byte transfer @AH− ← @AL−, counter = RW0	-	-	-	_	_	-	-	_	_	-
SCEQ/SCEQI	2	*1	*4	Byte retrieval @AH+ – AL, counter = RW0	_	_	_	_	_	*	*	*	*	_
SCEQD	2	*1			_	_	-	_	_	*	*	*	*	_
FILS/FILSI	2	5m +3	*5	Byte filling $@AH+ \leftarrow AL$, counter = RW0	_	-	-	ı	ı	*	*	_	_	_
MOVSW/MOVSWI	2	*2	*6	Word transfer @AH+ ← @AL+, counter = RW0	_	_	_	١	_	_	_	_	_	_
MOVSWD	2	*2	*6	Word transfer @AH \rightarrow @AL \rightarrow , counter = RW0	_	-	_	_	_	_	_	-	_	-
SCWEO/SCWEOI	2	*1	*7	Word retrieval @AH+ – AL, counter = RW0	_	_	_	_	_	*	*	*	*	_
SCWEQD	2	*1	*7	Word retrieval @AH AL, counter = RW0	_	_	_	_	_	*	*	*	*	_
FILSW/FILSWI	2	5m +3	*8	Word filling $@AH+ \leftarrow AL$, counter = RW0	_	_	_	ı	ı	*	*	_	_	_

- m: RW0 value (counter value)
- *1: 3 when RW0 is 0, $2 + 6 \times (RW0)$ for count out, and 6n + 4 when match occurs
- *2: 4 when RW0 is 0, $2 + 6 \times (RW0)$ in any other case
- *3: (b) \times (RW0)
- *4: $(b) \times n$
- *5: (b) \times (RW0)
- *6: (c) \times (RW0)
- *7: (c) × n
- *8: (c) × (RW0)

Table 26 Multiple Data Transfer Instructions [18 Instructions]

ľ	Mnemonic	#	cycles	В	Operation	LH	AH	I	S	Т	N	Z	٧	С	RMW
MOVM	@A, @RLi, #imm8	3	*1	*3	Multiple data trasfer byte ((A)) \leftarrow ((RLi))	_	_	-	_	_	_	ı	_	_	_
MOVM	@A, eam, #imm8	3+	*2	*3	Multiple data trasfer byte ((A)) \leftarrow (eam)	—		_	_	_	_	_	_	_	-
MOVM	addr16, @RLi, #imm8	5	*1	*3	Multiple data trasfer byte (addr16) ← ((RLi))	_		-	_	_	-	_	_	_	-
MOVM	addr16, eam, #imm8	5+	*2	*3	Multiple data trasfer byte (addr16) \leftarrow (eam)	—		-	_	_	-	_	_	_	-
MOVMW	@A, @RLi, #imm8	3	*1	*4	Multiple data trasfer word ((A)) \leftarrow ((RLi))	—		_	_	_	_	_	_	_	-
MOVMW	@A, eam, #imm8	3+	*2	*4	Multiple data trasfer word $((A)) \leftarrow (eam)$	_		-	_	_	-	_	_	_	-
MOVMW	addr16, @RLi, #imm8	5	*1	*4	Multiple data trasfer word (addr16) \leftarrow ((RLi))	—		-	_	_	-	_	_	_	-
MOVMW	addr16, eam, #imm8	5+	*2	*4	Multiple data trasfer word (addr16) \leftarrow (eam)	—		_	_	_	_	_	_	_	-
MOVM	@RLi, @A, #imm8	3	*1	*3	Multiple data trasfer byte ((RLi)) \leftarrow ((A))	—		_	_	_	_	_	_	_	-
MOVM	eam, @A, #imm8	3+	*2	*3	Multiple data trasfer byte (eam) \leftarrow ((A))	—		_	_	_	_	_	_	_	-
MOVM	@RLi, addr16, #imm8	5	*1	*3	Multiple data transfer byte ((RLi)) \leftarrow (addr16)	_		_	_	_	_	_	_	_	_
MOVM	eam, addr16, #imm8	5+	*2	*3	Multiple data transfer byte (eam) ← (addr16)	—		_	_	_	_	_	_	_	-
MOVMW	@RLi, @A, #imm8	3	*1	*4	Multiple data trasfer word ((RLi)) \leftarrow ((A))	—		_	_	_	_	_	_	_	-
MOVMW	eam, @A, #imm8	3+	*2	*4	Multiple data trasfer word (eam) \leftarrow ((A))	_		_	_	_	_	_	_	_	_
MOVMW	@RLi, addr16, #imm8	5	*1	*4	Multiple data transfer word ((RLi)) \leftarrow (addr16)	—		_	_	_	_	_	_	_	_
MOVMW	eam, addr16, #imm8	5+	*2	*4	Multiple data transfer word (eam) ← (addr16)	—		_	_	_	_	_	_	_	_
MOVM	bnk : addr16, *5	7	*1	*3	Multiple data transfer	_		_	_	_	_	_	_	_	_
	bnk: addr16, #imm8				byte (bnk:addr16) ← (bnk:addr16)										
MOVMW	bnk: addr16, *5	7	*1	*4	Multiple data transfer	_		-	_	_	_	_	_	_	-
	bnk:addr16,#imm8				word (bnk:addr16) ← (bnk:addr16)										

^{*1: 5 +} imm8 \times 5, 256 times when imm8 is zero.

^{*2:} $5 + \text{imm8} \times 5 + (a)$, 256 times when imm8 is zero. *3: Number of transfers \times (b) \times 2


^{*4:} Number of transfers \times (c) \times 2

^{*5:} The bank register specified by "bnk" is the same as for the MOVS instruction.

■ ORDERING INFORMATION

Part number	Package	Remarks
MB90242A	80-pin Plastic LQFP (FPT-80P-M05)	

■ PACKAGE DIMENSIONS



FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED
Corporate Global Business Support Division
Electronic Devices
KAWASAKI PLANT, 4-1-1, Kamikodanaka
Nakahara-ku, Kawasaki-shi
Kanagawa 211-88, Japan
Tele (044) 754-2763

Tel: (044) 754-3763 Fax: (044) 754-3329

North and South America

FUJITSU MICROELECTRONICS, INC. Semiconductor Division 3545 North First Street San Jose, CA 95134-1804, U.S.A.

Tel: (408) 922-9000 Fax: (408) 432-9044/9045

Europe

FUJITSU MIKROELEKTRONIK GmbH Am Siebenstein 6-10 63303 Dreieich-Buchschlag Germany

Tel: (06103) 690-0 Fax: (06103) 690-122

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE. LIMITED #05-08, 151 Lorong Chuan New Tech Park Singapore 556741

Tel: (65) 281-0770 Fax: (65) 281-0220

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.

F9704

© FUJITSU LIMITED Printed in Japan