

# **PRELIMINARY**


# 2V Operation Switching Driver for Class D Amplifier

### **■ GENERAL DESCRIPTION**

The **NJU8713** is a Switching Driver for a class D Amplifier including Separated Power Source terminals between Input and Output, BEEP and BPZ (Bipolar Zero) output circuits. It converts 1bit digital signal input, such as PWM or PDM signal, to an analog signal output through a simple external LC low-pass filter.

The **NJU8713** realizes very high power-efficiency because of the class D operation. Therefore, it is suitable for portable audio set and others.

### **■ PACKAGE OUTLINE**




NJU8713V


#### **■ FEATURES**

- 2-channel 1bit Audio Signal Input
- Standby(Hi-Z), BPZ Control
- Internal BPZ Charger
- Beep Function
- Operating Voltage
   ∴ 1.7V to 2.7V
   Driving Voltage
   ∴ 1.7V to V<sub>DD</sub>
- CMOS Technology
- Package Outline : SSOP14

#### **■ PIN CONFIGURATION**




#### **■ BLOCK DIAGRAM**



# **■ TERMINAL DESCRIPTION**

| No.     | SYMBOL           | I/O | Function                                                                                                                                                                                                                                                                                                                                                                               |
|---------|------------------|-----|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13      | $V_{DD}$         | -   | Operation Power Supply, V <sub>DD</sub> =2V                                                                                                                                                                                                                                                                                                                                            |
| 2       | $V_{SS}$         | -   | Operation Power GND, V <sub>SS</sub> =0V                                                                                                                                                                                                                                                                                                                                               |
| 7<br>8  | $V_{ m DDO}$     | -   | Driving Power Supply, $V_{DDO}$ =2V Terminal No.7 and No.8 should be connected to the same electric potential.                                                                                                                                                                                                                                                                         |
| 5<br>10 | V <sub>sso</sub> | -   | Driving Power GND, $V_{\rm SSO}$ =0V Terminal No.5 and No.10 should be connected to the same electric potential.                                                                                                                                                                                                                                                                       |
| 1       | MCK              | I   | Master Clock Input Terminal  The condition of the data input terminal is fetched with the rising edge of this signal.                                                                                                                                                                                                                                                                  |
| 4       | EN <sub>1</sub>  | ı   | Output Control Terminal                                                                                                                                                                                                                                                                                                                                                                |
| 11      | EN <sub>2</sub>  | ,   | Output circuit is selected by the condition of this terminal.                                                                                                                                                                                                                                                                                                                          |
| 3       | $IN_1$           |     | Audio Signal Input Terminal                                                                                                                                                                                                                                                                                                                                                            |
| 12      | $IN_2$           | ı   | 1-bit Audio Signal inputs into this terminal.                                                                                                                                                                                                                                                                                                                                          |
| 14      | BEEP             | I   | Beep Signal Input Terminal  Beep signal inputs into this terminal.                                                                                                                                                                                                                                                                                                                     |
| 6<br>9  | OUT₁<br>OUT₂     | 0   | <ul> <li>Output Terminal</li> <li>When Output Terminal selects Audio Signal, IN<sub>1</sub> terminal input data outputs from OUT<sub>1</sub> terminal and IN<sub>2</sub> terminal input data outputs from OUT<sub>2</sub> terminal.</li> <li>When Output Terminal selects Beep Signal, BEEP terminal input data outputs from OUT<sub>1</sub> and OUT<sub>2</sub> terminals.</li> </ul> |

# ■ INPUT TERMINAL STRUCTURE



### **■ FUNCTIONAL DESCRIPTION**

#### (1) Signal Output

PWM signals of L channel and R output from  $OUT_1$  and  $OUT_2$  terminals respectively. These signals are converted to analog signal by external 2nd-order or over LC filter. The output driver power supplied from  $V_{DDO}$  and  $V_{SSO}$  are required high response power supply against voltage fluctuation like as switching regulator because Output T.H.D is effected by power supply stability.

#### (2) Master Clock

Master clock (MCK) synchronizes the Audio signal inputs ( $IN_1$  and  $IN_2$ ). The setup time and the hold time should be kept in the AC characteristics because  $IN_1$  and  $IN_2$  are fetched with the rising edge of MCK. MCK requires jitter-free or jitter as small as possible because the jitter downs S/N ratio.

OUT<sub>1</sub> and OUT<sub>2</sub> occur the pop noise when MCK is stopped in operation without standby mode. Therefore, the standby mode should be set before MCK stop.


### (3) Output Control

Output circuit is selected by the conditions of EN<sub>1</sub> and EN<sub>2</sub> terminals.

| EN <sub>2</sub> | EN <sub>1</sub> | Output State of OUT <sub>1</sub> & OUT <sub>2</sub> |
|-----------------|-----------------|-----------------------------------------------------|
| 0               | 0               | Standby(High impedance)                             |
| 0               | 1               | Audio Signal Output                                 |
| 1               | 0               | BPZ Output                                          |
| 1               | 1               | Beep Signal Output                                  |

#### (4) Beep Function


The beep signal must be input before the rising edge of  $EN_2$  signal and must be stopped after the falling edge of  $EN_2$  signal.



# **NJU8713**

## (5) BPZ Function

BPZ Function operates to charge the external AC coupling capacitor for the BPZ level which is a point of the analog signal common. Be sure to input sound-less data to  $IN_1$  and  $IN_2$  in busy of the BPZ function. At this time, the sound-less signal must be input before the rising edge of  $EN_2$  signal and must be continue after the falling edge of  $EN_2$  signal. The charging time is in proportion to the capacity value of the external AC coupling capacitor.



## ■ ABSOLUTE MAXIMUM RATINGS

(Ta=25°C)

| PARAMETER                      |        | SYMBOL    | RATING                       | UNIT |
|--------------------------------|--------|-----------|------------------------------|------|
| Operation Supply Voltage       |        | $V_{DD}$  | -0.3 to +4.0                 | V    |
| Driving Supply Voltage         |        | $V_{DDO}$ | -0.3 to +2.7                 | V    |
| Input Voltage                  |        | Vin       | -0.3 to V <sub>DD</sub> +0.3 | V    |
| Operating Temperature          |        | Та        | -40 to +85                   | °C   |
| Storage Temperature            |        | Tstg      | -40 to +125                  | °C   |
| Power Dissipation              | SSOP14 | $P_{D}$   | 300                          | mW   |
| Power Supply Voltage Condition |        | -         | $V_{DD} \ge V_{DDO}$         | V    |

Note 1) All voltage values are specified as  $V_{SS}=V_{SSO}=0V$ .

Note 2) If the LSI is used on condition beyond the absolute maximum rating, the LSI may be destroyed. Using LSI within electrical characteristics is strongly recommended for normal operation. Use beyond the electrical characteristics conditions will cause malfunction and poor reliability.

Note 3) Decoupling capacitors should be connected between  $V_{DD}$ - $V_{SS}$  and  $V_{DDO}$ - $V_{SSO}$  due to the stabilized operation.


### **■ ELECTRICAL CHARACTERISTICS**

 $(\text{Ta=25}^{\circ}\text{C},\ V_{\text{DD}}\text{=}V_{\text{DDO}}\text{=}2.0\text{V},\ V_{\text{SS}}\text{=}V_{\text{SSO}}\text{=}0.0\text{V},\ \text{Load Impedance=32}\Omega,\ f_{\text{S}}\text{=}44.1\text{kHz},\ \text{unless otherwise noted})$ 

| PARAMETER                               | SYMBOL           | CONDITIONS                                                                                       | MIN.                    | TYP.                | MAX.                    | UNIT |
|-----------------------------------------|------------------|--------------------------------------------------------------------------------------------------|-------------------------|---------------------|-------------------------|------|
| V <sub>DD</sub> Supply Voltage          | $V_{DD}$         |                                                                                                  | 1.7                     | 2.0                 | 2.7                     | ٧    |
| V <sub>DDO</sub> Supply Voltage         | $V_{DDO}$        |                                                                                                  | 1.7                     | 2.0                 | $V_{DD}$                | V    |
| BPZ Driving Voltage                     | $V_{BPZ}$        | load operating MCK=256f <sub>S</sub> IN <sub>1</sub> , IN <sub>2</sub> =32f <sub>S</sub> Duty50% | V <sub>DDO</sub> /2-0.2 | V <sub>DDO</sub> /2 | V <sub>DDO</sub> /2+0.2 | V    |
| Output Driver High side Resistance      | R <sub>H</sub>   | V <sub>OUT</sub> =V <sub>DDO</sub> -0.1V                                                         | -                       | 1.5                 | 2                       | Ω    |
| Output Driver<br>Low side Resistance    | R <sub>L</sub>   | V <sub>OUT</sub> =0.1V                                                                           | -                       | 1.5                 | 2                       | Ω    |
| Beep<br>High side Current               | I <sub>BH</sub>  | V <sub>OUT</sub> =V <sub>DDO</sub> -1V                                                           | 20                      | 50                  | 150                     | uA   |
| Beep<br>Low side Current                | I <sub>BL</sub>  | V <sub>OUT</sub> =1V                                                                             | 20                      | 50                  | 150                     | uA   |
| Operating Current At Standby            | I <sub>ST</sub>  | Stopping MCK, IN <sub>1</sub> , IN <sub>2</sub> , BEEP                                           | -                       | -                   | 1                       | uA   |
| Operating Current<br>At no input signal | I <sub>DD</sub>  | No-load operating - IN <sub>1</sub> , IN <sub>2</sub> =32f <sub>S</sub>                          | -                       | 0.05                | 0.1                     | mA   |
|                                         | I <sub>DDO</sub> | MCK=256f <sub>S</sub>                                                                            | -                       | 0.6                 | 1.2                     |      |
| Input Voltage                           | V <sub>IH</sub>  |                                                                                                  | 0.7V <sub>DD</sub>      | -                   | $V_{DD}$                | ٧    |
|                                         | V <sub>IL</sub>  |                                                                                                  | 0                       | -                   | 0.3V <sub>DD</sub>      | ٧    |
| Input Leakage Current                   | I <sub>LK</sub>  |                                                                                                  | -                       | -                   | ±1                      | uA   |

# **■ TIMING CHARACTERISTICS**

· Audio Signal Input




(Ta=25°C, V<sub>DD</sub>=V<sub>DDO</sub>=2.0V, V<sub>SS</sub>=V<sub>SSO</sub>=0.0V, unless otherwise noted)

| DADAMETED                                   | 0)/1/10/01        | (1a-25 C, V <sub>DD</sub> -V <sub>DD</sub> |      |      |      |      |
|---------------------------------------------|-------------------|--------------------------------------------|------|------|------|------|
| PARAMETER                                   | SYMBOL            | CONDITIONS                                 | MIN. | TYP. | MAX. | UNIT |
| MCK Frequency                               | f <sub>MCKI</sub> |                                            | 8    | -    | 25   | MHz  |
| MCK Pulse Width (H)                         | t <sub>MCKH</sub> |                                            | 12   | ı    | -    | ns   |
| MCK Pulse Width (L)                         | t <sub>MCKL</sub> |                                            | 12   | -    | -    | ns   |
| IN <sub>1</sub> ,IN <sub>2</sub> Setup Time | t <sub>DS</sub>   |                                            | 20   | ı    | -    | ns   |
| IN <sub>1</sub> ,IN <sub>2</sub> Hold Time  | t <sub>DH</sub>   |                                            | 20   | -    | -    | ns   |
| BEEP Frequency                              | f <sub>BEEP</sub> |                                            | 0.1  | -    | 20   | kHz  |

Note 4)  $t_{\text{MCKI}}$  shows the cycle of the MCK signal.

Output Control Signal Input



(Ta=25°C,  $V_{DD}=V_{DDO}=2.0V$ ,  $V_{SS}=V_{SSO}=0.0V$ , unless otherwise noted)


|                |                 | (1d 20 0, VDD VDD | ) = , - 55 | 330 -1-1, -11 |      |      |
|----------------|-----------------|-------------------|------------|---------------|------|------|
| PARAMETER      | SYMBOL          | CONDITIONS        | MIN.       | TYP.          | MAX. | UNIT |
| Rise Time      | t <sub>Er</sub> |                   | -          | -             | 50   | ns   |
| Fall Time      | t <sub>Ef</sub> |                   | -          | -             | 50   | ns   |
| Switching Time | t <sub>ED</sub> |                   |            |               | 100  | ns   |

Note 5) All timings are based on 30% and 70% voltage level of  $V_{\text{DD}}$ .

## **■ APPLICATION CIRCUIT**


Stereo OTL application example

•A914BY-101M is manufactured by TOKO, INC. For further information, please refer to its technical papers.



• 1 channel BTL application example

•A914BY-101M is manufactured by TOKO, INC. For further information, please refer to its technical papers.



- Note 6) De-coupling capacitors must be connected between each power supply pin and GND pin.
- Note 7) The power supply for  $V_{DDO}$  requires fast driving response performance such as a switching regulator for T.H.D.
- Note 8) The bigger capacitor value of external AC-coupling capacitors realize better low frequency response characteristics. In addition, ESR(Equivalent Series Resistance) should be low.
- Note 9) The above circuit shows only application example and does not guarantee the any electrical characteristics. Therefore, please consider and check the circuit carefully to fit your application.

[CAUTION]
The specifications on this databook are only given for information , without any guarantee as regards either mistakes or omissions. The application circuits in this databook are described only to show representative usages of the product and not intended for the guarantee or permission of any right including the industrial rights.