

## 128K x 16 Static RAM

#### **Features**

Low voltage range:

- CY62137V18: 1.65V-1.95V

- CY62137V: 2.7V-3.6V

Ultra-low active, standby power

• Easy memory expansion with  $\overline{\text{CE}}$  and  $\overline{\text{OE}}$  features

TTL-compatible inputs and outputs

· Automatic power-down when deselected

CMOS for optimum speed/power


### **Functional Description**

The CY62137V and CY62137V18 are high-performance CMOS static RAMs organized as 131,072 words by 16 bits. This device features advanced circuit design to provide ultra-low active current. This is ideal for providing More Battery Life™ (MoBL™) in portable applications such as cellular telephones. The device also has an automatic power-down feature that reduces power consumption by 99% when addresses are not toggling. The device can also be put into standby mode when deselected (CE HIGH) or when CE is LOW and both BLE and BHE are HIGH. The input/output pins (I/O<sub>0</sub> through I/O<sub>15</sub>) are placed in a high-impedance state when: deselected (CE HIGH), outputs are disabled (OE HIGH), BHE and BLE are disabled (BHE, BLE HIGH), or during a write operation (CE LOW, and  $\overline{\text{WE}}$  LOW).

Writing to the device is accomplished by taking Chip Enable (CE) and Write Enable (WE) inputs LOW. If Byte Low Enable  $(\overline{BLE})$  is LOW, then data from I/O pins (I/O<sub>0</sub> through I/O<sub>7</sub>), is written into the location specified on the address pins (A<sub>0</sub> through A<sub>16</sub>). If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O<sub>8</sub> through I/O<sub>15</sub>) is written into the location specified on the address pins ( $A_0$  through  $A_{16}$ ).

Reading from the device is accomplished by taking Chip Enable (CE) and Output Enable (OE) LOW while forcing the Write Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW, then data from the memory location specified by the address pins will appear on  $I/O_0$  to  $I/O_7$ . If Byte High Enable (BHE) is LOW, then data from memory will appear on I/O<sub>8</sub> to I/O<sub>15</sub>. See the truth table at the back of this data sheet for a complete description of read and write modes.

The CY62137V and CY62137V18 are available in 48-ball FBGA and standard 44-pin TSOP Type II (forward pinout) packaging.



MoBL and More Battery Life are trademarks of Cypress Semiconductor Corporation.




## **Pin Configuration**

#### 48-Ball FBGA

#### **Top View**

2 4 6



62137V-3

## **Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature .....-65°C to +150°C

Ambient Temperature with

Power Applied ...... –55°C to +125°C

Supply Voltage to Ground Potential ..... -0.5V to +4.6V

DC Voltage Applied to Outputs	
: LI: 7 O(-(-11)	

DC Input Voltage<sup>[1]</sup>.....--0.5V to V<sub>CC</sub> + 0.5V

Static Discharge Voltage ......>2001V (per MIL-STD-883, Method 3015)

Latch-Up Current......>200 mA

## **Operating Range**

Device	Range	Ambient Temperature	V <sub>CC</sub>
CY62137V18	Industrial	-40°C to +85°C	1.65V to 1.95V
CY62137V	Industrial	-40°C to +85°C	2.7V to 3.6V

### **Product Portfolio**

					Power Dissipation (Industrial)			
	V <sub>CC</sub> Range				Operati	ing (I <sub>CC</sub> )	St	andby (I <sub>SB2</sub> )
Product	V <sub>CC(min)</sub>	V <sub>CC(typ)</sub> <sup>[2]</sup>	V <sub>CC(max)</sub>	Speed	<b>Typ.</b> <sup>[2]</sup>	Max.	Typ. <sup>[2]</sup>	Max
CY62137V	2.7V	3.0V	3.6V	70 ns	7 mA	15 mA	1 μΑ	15 μΑ
CY62137V18	1.65V	1.80V	1.95V	70 ns	3 mA	7 mA		15 μΑ

Shaded areas contain preliminary information.

- 1.  $V_{IL}(min) = -2.0V$  for pulse durations less than 20 ns.
- 2. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC</sub> Typ., T<sub>A</sub> = 25°C.



## **Electrical Characteristics** Over the Operating Range

					CY62137\		
Parameter	Description	Test Condit	ions	Min.	<b>Typ.</b> <sup>[2]</sup>	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	$I_{OH} = -1.0 \text{ mA}$	$V_{CC} = 2.7V$	2.4			V
V <sub>OL</sub>	Output LOW Voltage	I <sub>OL</sub> = 2.1 mA	$V_{CC} = 2.7V$			0.4	V
V <sub>IH</sub>	Input HIGH Voltage		$V_{CC} = 3.6V$	2.2		V <sub>CC</sub> + 0.5V	V
V <sub>IL</sub>	Input LOW Voltage		$V_{CC} = 2.7V$	-0.5		0.8	V
I <sub>IX</sub>	Input Load Current	$GND \le V_1 \le V_{CC}$	-1	<u>+</u> 1	+1	μΑ	
I <sub>OZ</sub>	Output Leakage Current	$GND \le V_O \le V_{CC}$ , Outp	-1	<u>+</u> 1	+1	μΑ	
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply Current	$I_{OUT} = 0$ mA, $f = f_{MAX} = 1/t_{RC}$ , CMOS Levels	V <sub>CC</sub> = 3.6V		7	15	mA
		I <sub>OUT</sub> =0 mA, f=1 MHz, CMOS Levels			1	2	mA
I <sub>SB1</sub>	Automatic CE Power-Down Current— CMOS Inputs	$\overline{CE} \ge V_{CC} - 0.3V,$ $V_{IN} \ge V_{CC} - 0.3V \text{ or }$ $V_{IN} \le 0.3V, f = f_{MAX}$	V <sub>CC</sub> = 3.6V			100	μА
I <sub>SB2</sub>	Automatic CE Power-Down Current— CMOS Inputs	$\overline{CE} \ge V_{CC} - 0.3V$ $V_{IN} \ge V_{CC} - 0.3V$ or $V_{IN} \le 0.3V$ , $f = 0$	V <sub>CC</sub> = LL 3.6V		1	15	μА

					CY62137V	18	
Parameter	Description	Test Condit	Min.	<b>Typ.</b> <sup>[2]</sup>	Max.	Unit	
V <sub>OH</sub>	Output HIGH Voltage	$I_{OH} = -0.1 \text{ mA}$	V <sub>CC</sub> = 1.65V	1.5			V
V <sub>OL</sub>	Output LOW Voltage	I <sub>OL</sub> = 0.1 mA	V <sub>CC</sub> = 1.65V			0.2	V
V <sub>IH</sub>	Input HIGH Voltage		$V_{CC} = 1.95V$	1.4		V <sub>CC</sub> + 0.3V	V
V <sub>IL</sub>	Input LOW Voltage		V <sub>CC</sub> = 1.65V	-0.5		0.4	V
I <sub>IX</sub>	Input Load Current	$GND \le V_1 \le V_{CC}$	•	-1	<u>+</u> 1	+1	μА
I <sub>OZ</sub>	Output Leakage Current	$GND \le V_O \le V_{CC}$ , Outp	-1	<u>+</u> 1	+1	μΑ	
	V <sub>CC</sub> Operating Supply Current	$I_{OUT} = 0 \text{ mA},$ $f = f_{MAX} = 1/t_{RC},$ CMOS Levels	V <sub>CC</sub> = 1.95V		3	7	mA
		I <sub>OUT</sub> =0 mA, f=1 MHz, CMOS Levels			1	2	mA
I <sub>SB1</sub>	Automatic CE Power-Down Current— CMOS Inputs	$\overline{CE} \ge V_{CC} - 0.3V,$ $V_{IN} \ge V_{CC} - 0.3V \text{ or}$ $V_{IN} \le 0.3V, f = f_{MAX}$	V <sub>CC</sub> = 1.95V			100	μА
I <sub>SB2</sub>	Automatic CE Power-Down Current— CMOS Inputs	$\overline{CE} \ge V_{CC} - 0.3V$ $V_{IN} \ge V_{CC} - 0.3V$ or $V_{IN} \le 0.3V$ , $f = 0$	V <sub>CC</sub> = LL 1.95V		1	15	μΑ

## Capacitance<sup>[3]</sup>


Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C$ , $f = 1$ MHz,	6	pF
C <sub>OUT</sub>	Output Capacitance	$V_{CC} = V_{CC(typ)}$	8	pF


#### Note:

<sup>3.</sup> Tested initially and after any design or process changes that may affect these parameters.



## **AC Test Loads and Waveforms**






Parameters	3.0V	1.8V	Unit
R1	1105	15294	Ohms
R2	1550	11300	Ohms
R <sub>TH</sub>	645	6500	Ohms
V <sub>TH</sub>	1.75V	0.85V	Volts

Shaded areas contain preliminary information.

## Data Retention Characteristics (Over the Operating Range)

Parameter	Description	Conditions <sup>[4]</sup>		Min.	<b>Typ</b> . <sup>[2]</sup>	Max.	Unit
V <sub>DR</sub>	V <sub>CC</sub> for Data Retention (CY62137V18)			1.0		1.95	V
V <sub>DR</sub>	V <sub>CC</sub> for Data Retention (CY62137V)			1.0		3.6	V
ICCDR	Data Retention Current	$\begin{split} &\frac{V_{CC}=1.0V}{CE \geq V_{CC}-0.3V,} \\ &V_{IN} \geq V_{CC}-0.3V \text{ or } \\ &V_{IN} \leq 0.3V \\ &No \text{ input may exceed} \\ &V_{CC}+0.3V \end{split}$	LL		0.1	5	μА
t <sub>CDR</sub> <sup>[3]</sup>	Chip Deselect to Data Retention Time			0			ns
t <sub>R</sub>	Operation Recovery Time			100			μs

## **Data Retention Waveform**



#### Note:

Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5V, input levels of 0 to V<sub>CC</sub> typ., and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> and 30-pF load capacitance.



## $\textbf{Switching Characteristics} \ \, \textbf{Over the Operating Range}^{[4]}$

		70	) ns		
Parameter	Description	Min.	Max.	Unit	
READ CYCLE		1	•	•	
t <sub>RC</sub>	Read Cycle Time	70		ns	
t <sub>AA</sub>	Address to Data Valid		70	ns	
t <sub>OHA</sub>	Data Hold from Address Change	10		ns	
t <sub>ACE</sub>	CE LOW to Data Valid		70	ns	
t <sub>DOE</sub>	OE LOW to Data Valid		35	ns	
t <sub>LZOE</sub>	OE LOW to Low Z <sup>[5]</sup>	5		ns	
t <sub>HZOE</sub>	OE HIGH to High Z <sup>[5, 6]</sup>		25	ns	
t <sub>LZCE</sub>	CE LOW to Low Z <sup>[5]</sup>	10		ns	
t <sub>HZCE</sub>	CE HIGH to High Z <sup>[5, 6]</sup>		25	ns	
t <sub>PU</sub>	CE LOW to Power-Up	0		ns	
t <sub>PD</sub>	CE HIGH to Power-Down		70	ns	
t <sub>DBE</sub>	BHE / BLE LOW to Data Valid		70	ns	
t <sub>LZBE</sub>	BHE / BLE LOW to Low Z	10		ns	
t <sub>HZBE</sub>	BHE / BLE HIGH to High Z		25	ns	
WRITE CYCLE <sup>[7, 8]</sup>	•			•	
t <sub>WC</sub>	Write Cycle Time	70		ns	
t <sub>SCE</sub>	CE LOW to Write End	60		ns	
t <sub>AW</sub>	Address Set-Up to Write End	60		ns	
t <sub>HA</sub>	Address Hold from Write End	0		ns	
t <sub>SA</sub>	Address Set-Up to Write Start	0		ns	
t <sub>PWE</sub>	WE Pulse Width	50		ns	
t <sub>SD</sub>	Data Set-Up to Write End	30		ns	
t <sub>HD</sub>	Data Hold from Write End	0		ns	
t <sub>HZWE</sub>	WE LOW to High Z <sup>[5, 6]</sup>		50	ns	
t <sub>LZWE</sub>	WE HIGH to Low Z <sup>[5]</sup>	10		ns	
t <sub>BW</sub>	BHE / BLE LOW to End of Write	60		ns	

Shaded areas contain preliminary information.


#### Notes:

- At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZCE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZWE</sub> for any given device.
   t<sub>HZCE</sub>, t<sub>HZCE</sub>, and t<sub>HZWE</sub> are specified with C<sub>L</sub> = 5 pF as in part (b) of AC Test Loads. Transition is measured ±500 mV from steady-state voltage.
   The internal write time of the memory is defined by the overlap of CE LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
   The minimum write cycle time for write cycle #3 (WE controlled, OE LOW) is the sum of t<sub>HZWE</sub> and t<sub>SD</sub>.




## **Switching Waveforms**

## Read Cycle No. 1 $^{[9, 10]}$



Read Cycle No. 2  $^{[10,\ 11]}$ 




### Notes:

- Device is continuously selected. OE, CE=V<sub>IL</sub>.
   WE is HIGH for read cycle.
   Address valid prior to or coincident with CE transition LOW.




## Switching Waveforms (continued)

# Write Cycle No. 1 ( $\overline{\text{WE}}$ Controlled) $^{[7, 12, 13]}$



## Write Cycle No. 2 (CE Controlled) [7, 12, 13]




## Notes:

- Data I/O is high-impedance if OE = V<sub>IH</sub>.
   If CE goes HIGH simultaneously with WE HIGH, the output remains in a high-impedance state.
   During this period, the I/Os are in output state and input signals should not be applied.




## Switching Waveforms (continued)


## Write Cycle No. 3 ( $\overline{\text{WE}}$ Controlled, $\overline{\text{OE}}$ LOW) $^{[8,\,13]}$







## **Typical DC and AC Characteristics**









## **Truth Table**

CE	WE	OE	BHE	BLE	Inputs/Outputs Mode		Power
Н	Х	Х	Х	Х	High Z	Deselect/Power-Down	Standby (I <sub>SB</sub> )
L	Х	Х	Н	Н	High Z	Deselect/Power-Down	Standby (I <sub>SB</sub> )
L	Н	L	L	L	Data Out (I/O <sub>O</sub> -I/O <sub>15</sub> )	Read	Active (I <sub>CC</sub> )
L	Н	L	Н	L	Data Out (I/O <sub>O</sub> –I/O <sub>7</sub> ); I/O <sub>8</sub> –I/O <sub>15</sub> in High Z	Read	Active (I <sub>CC</sub> )
L	Н	L	L	Н	Data Out (I/O <sub>8</sub> –I/O <sub>15</sub> ); Read I/O <sub>0</sub> –I/O <sub>7</sub> in High Z		Active (I <sub>CC</sub> )
L	Н	Н	L	L	High Z	Deselect/Output Disabled	Active (I <sub>CC</sub> )
L	Н	Н	Н	L	High Z	Deselect/Output Disabled	Active (I <sub>CC</sub> )
L	Н	Н	L	Н	High Z	Deselect/Output Disabled	Active (I <sub>CC</sub> )
L	L	Х	L	L	Data In (I/O <sub>O</sub> -I/O <sub>15</sub> )	Write	Active (I <sub>CC</sub> )
L	L	Х	Н	L	Data In (I/O <sub>O</sub> –I/O <sub>7</sub> ); I/O <sub>8</sub> –I/O <sub>15</sub> in High Z	Write	Active (I <sub>CC</sub> )
L	L	Х	L	Н	Data In (I/O <sub>8</sub> –I/O <sub>15</sub> ); I/O <sub>0</sub> –I/O <sub>7</sub> in High Z	Write	Active (I <sub>CC</sub> )



## **Ordering Information**


Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
70	CY62137VLL-70ZI	Z44	44-Pin TSOP II	Industrial
	CY62137VLL-70BAI	BA48	48-Ball Fine Pitch BGA	
	CY62137V18LL-70BAI	BA48	48-Ball Fine Pitch BGA	


Shaded areas contain preliminary information.


Document #: 38-00738-\*B

## **Package Diagrams**

## 48-Ball (7.00 mm x 7.00 mm) FBGA BA48







51-85096-A



## Package Diagrams (continued)

#### 44-Pin TSOP II Z44

DIMENSION IN MM (INCH)
MAX
MIN.

