

LC86E5032

Usage Notes

When using, please take note of the following.

(1) Differences between the LC86E5032 and the LC865000 series

Items	LC86E5032	LC865032/28/24/20/16/12/08
Port status at reset	Please refer to "Port status at reset" on the next page.	
Operation after releasing reset	The option is specified by degrees within 3 ms after applying a 'H' level to the reset pin. The program is located at 00H is executed.	The program located at 00H is executed immediately after applying a 'H' level the reset pin.
Operating voltage range (V _{DD})	4.5 to 6.0 V	2.7 to 6.0 V
Operating temperature range (T _{opr})	+10°C to +40°C	-30°C to +70°C
Total output current [$\Sigma I_{OAH}(1)$] [$\Sigma I_{OAH}(1)$]	Refer to 'Electrical Characteristics' on the semiconductor news.	
Current drain [I _{DDOP} (1)] [I _{DDOP} (2)] [I _{DDOP} (3)] [I _{DDOP} (4)]		

• LC86E5032 Options.

Options	Pins, Circuits	Option settings
Configuration of input/output ports	Port 0 (Can be specified for each bit.)	1. Input : No pull-up MOS transistor Output : N-channel open drain 2. Input : Pull-up MOS transistor Output : CMOS
	Ports 1, 2 (Can be specified for each bit.)	1. Input : No programmable pull-up MOS transistor Output : N-channel open drain 2. Input : Programmable pull-up MOS transistor Output : CMOS
	Ports 3, 4, 5 (Can be specified for each bit.)	1. Input : No programmable pull-up MOS transistor Output : N-channel open drain 2. Input : Programmable pull-up MOS transistor Output : CMOS
Port 7 pull-up MOS transistor	Port 7 (Can be specified for each bit.)	1. Pull-up MOS transistor not provided 2. Pull-up MOS transistor provided *P74 has no pull-up resistor option.

At reset, some port operations related to the option are different between the LC86E5032 and the LC865032/28/24/20/16/12/08. Please refer to the next table.

LC86E5032

• Port configuration at reset


Pin	Option settings	LC86E5032	LC865032/28/24/20/16/12/08
P0	Input : No pull-up MOS transistor Output : N-channel open drain	(Same as for the mask version)	Input mode without pull-up MOS transistor (Output is OFF)
	Input : Pull-up MOS transistor Output : CMOS	Input mode • The pull-up MOS transistor is not present during reset or several hundred microseconds after releasing reset. After that, the pull-up MOS transistor is present. (Output is OFF)	Input mode with pull-up MOS transistor (Output is OFF)
P1, P2	Input : Programmable pull-up MOS transistor Output : N-channel open drain	(Same as for the mask version)	Input mode without pull-up MOS transistor (Output is OFF)
	Input : Programmable pull-up MOS transistor Output : CMOS	(Same as for the mask version)	Input mode without pull-up MOS transistor (Output is OFF)
P3, P4, P5	Input : Nonprogrammable pull-up MOS transistor Output : N-channel open drain	(Same as for the mask version)	Input mode without pull-up MOS transistor (Output is OFF)
	Input : Programmable pull-up MOS transistor Output : CMOS	(Same as for the mask version)	Input mode without pull-up MOS transistor (Output is OFF)
P7	Pull-up MOS transistor not provided	(Same as the mask version)	Input mode without pull-up MOS transistor
	Pull-up MOS transistor provided	Input mode • The pull-up MOS transistor is not present during reset or several hundred microseconds after releasing reset. After that, the pull-up MOS transistor is present	Input mode with pull-up MOS transistor

(2) Option

The LC86E5032 uses 256 bytes addressed 7F00H to 7FFFH in program memory as option data area. This area does not affect the execution of program but means that the LC865032 program memory is 32512 bytes addressed 0000H to 7EFFFH.

The option data is specified by the option-setting program "SU865000.EXE". The specified option data is linked to the program area by linkage editor "L865000.EXE".

(3) ROM space



Writing to EPROM

(1) Specification of options

Programming data for the LC86E5032's EPROM is required.

The debugged evaluation file (EVA file) must be converted to an INTEL-HEX format file (HEX file) with the file converter program, EVA2HEX.EXE. The HEX file is used as the programming data for the LC86E5032.

(2) How to write data to EPROM

The LC86E5032 can be programmed by a general-purpose EPROM programmer with attachments W86EP5032D and W86EP5032Q.

- Recommended EPROM programmers

Supplier	EPROM programmer
Advantest	R4945, R4944, R4943
Andou	AF-9704
AVAL	PKW-1100, PKW-3000
Minato Electronics	MODEL 1890A

- "27512 (V_{p-p} = 12.5 V) Intel high-speed programming" mode should be used. The address must be set to "0000H to 7FFFH" and the jumper (DASEC) must be set 'OFF' at programming.

(3) How to use the data security function

"Data security" is a function to prevent the EPROM data from being read.

Instructions on using the data security function:

1. Set the jumper of the attachment 'ON'.
2. Attempt to program the EPROM. The EPROM programmer displays an error. The error is a result of normal activity of the data security feature. This is not a problem with the EPROM programmer chip.

Notes

- The data security function is not carried out when the data of all address contain 'FF' at step 2 above.
- Data security cannot be executed when the sequential writing operation of programming "BLANK=>PROGRAM=>VERIFY" is used at step 2 above.
- Set the jumper 'OFF' after the execution of data security.


(4) Erasing data

Use a general-purpose EPROM eraser to erase the written data.


(5) Shielding

The UVEPROM (ultraviolet erasable programmable ROM) is incorporated in the IC. Cover the window of the IC with a seal in use.

Data security




W86EP5032D



W86EP5032Q

LC86E5032

Pin Assignment




Top view

SANYO : DIC64S

LC86E5032


Pin Assignment



Top view

SANYO : QFC64E

System Block Diagram




LC86E5032

Pin name	I/O	Function description	Option	Function in PROM mode
PORT8 P80 to P87	I	<ul style="list-style-type: none"> 8-bit input port Other functions AD input port (8 port pins) 		
RES	I	Reset pin		
TEST1	O	Test pin Should be left open.		
XT1/P74	I	<ul style="list-style-type: none"> Input pin for 32.768 kHz crystal oscillation Other function : Input port P74 When not used, connect to V _{DD} .		
XT2	O	Output pin for 32.768 kHz crystal oscillation When not used, should be left open.		
CF1	I	Input pin for ceramic resonator oscillation		
CF2	O	Output pin for ceramic resonator oscillation		

- All port options can be specified in bit units.

- *1 Memory select input for data security
- *2 Output enable input
- *3 Chip enable input
- *4 TA → PROM control signal input
- *5 A14 → Address input

- Connect as shown in the following figure to reduce noise into V_{DD} pin.
Short-circuit the V_{DD} pin to the V_{DD}V_{PP} pin.
Short-circuit the V_{SS} pin to the V_{SS} pin.



LC86E5032

1. Absolute Maximum Ratings at $T_a = 25^\circ\text{C}$, $V_{SS} = 0\text{ V}$

Parameter		Symbol	Pins	Conditions	Ratings			Unit	
					V _{DD} [V]	min	typ		max
Supply voltage		V _{DD max}	V _{DD} , V _{DDV_{PP}}	V _{DD} = V _{DDV_{PP}}		-0.3		+7.0	V
Input voltage		V _{I(1)}	<ul style="list-style-type: none"> • Ports 71, 72, 73, $\overline{74}$ • Port 8 • RES 			-0.3		V _{DD} +0.3	
Input/output voltage		V _{IO(1)}	<ul style="list-style-type: none"> • Ports 0, 1, 2 • Ports 3, 4, 5 of CMOS output 			-0.3		V _{DD} +0.3	
		V _{IO(2)}	• Ports 3, 4, 5 of open-drain output			-0.3		+15	
High-level output current	Peak output current	I _{OPH(1)}	Ports 0, 1, 2, 3, 4, 5	<ul style="list-style-type: none"> • CMOS output • At each pin 		-4			mA
	Total output current	ΣI _{OA(1)}	Ports 0, 1, 2	Total of all pins		-25			
		ΣI _{OA(2)}	Ports 3, 4, 5	Total of all pins		-20			
Low-level output current	Peak output current	I _{OPL(1)}	Ports 0, 1, 2, 3, 4, 5	At each pin				20	
		I _{OPL(2)}	Port 70	At each pin				15	
	Total output current	ΣI _{OAL(1)}	Ports 0, 1, 70	Total of all pins				40	
		ΣI _{OAL(2)}	Port 2	Total of all pins				40	
		ΣI _{OAL(3)}	Ports 3, 4, 5	Total of all pins				80	
Power dissipation (max.)	P _{d max(1)}	DIC64S		T _a = +10°C to +40°C				720	mW
	P _{d max(2)}	QFC64E		T _a = +10°C to +40°C				420	
Operating temperature range		T _{opr}				10		40	°C
Storage temperature range		T _{stg}				-65		+150	

DISCONTINUED PRODUCT

LC86E5032

2. Recommended Operating Range at $T_a = +10^{\circ}\text{C}$ to $+40^{\circ}\text{C}$, $V_{SS} = 0\text{ V}$

Parameter	Symbol	Pins	Conditions	Ratings			Unit	
				$V_{DD}[\text{V}]$	min	typ		max
Operating voltage range	$V_{DD}(1)$	V_{DD}	$0.98\ \mu\text{s} \leq t_{CYC}$ $t_{CYC} \leq 400\ \mu\text{s}$		4.5		6.0	V
HOLD voltage	V_{HD}	V_{DD}	RAM and registers retain their pre-HOLD mode values.		2.0		6.0	
Input high voltage	$V_{IH}(1)$	Port 0 (Schmitt)	Output disabled	4.5 to 6.0	$0.4V_{DD} + 0.9$		V_{DD}	
	$V_{IH}(2)$	<ul style="list-style-type: none"> • Ports 1, 2 • Ports 72, 73 (Schmitt) 	Output disabled	4.5 to 6.0	$0.75V_{DD}$		V_{DD}	
	$V_{IH}(3)$	<ul style="list-style-type: none"> • Port 70 Port input/interrupt. • Port 71 • RES (Schmitt) 	Output N-channel transistor OFF	4.5 to 6.0	$0.75V_{DD}$		V_{DD}	
	$V_{IH}(4)$	Port 70 Watchdog timer	Output N-channel transistor OFF	4.5 to 6.0	$0.9V_{DD}$		V_{DD}	
	$V_{IH}(5)$	<ul style="list-style-type: none"> • Port 74 • Port 8 	Output N-channel transistor OFF	4.5 to 6.0	$0.75V_{DD}$		V_{DD}	
	$V_{IH}(6)$	Ports 3, 4, 5 of CMOS output (Schmitt)	Output disabled	4.5 to 6.0	$0.75V_{DD}$		V_{DD}	
	$V_{IH}(7)$	Ports 3, 4, 5 of open drain output (Schmitt)	Output disabled	4.5 to 6.0	$0.75V_{DD}$		13.5	
Input low voltage	$V_{IL}(1)$	Port 0 (Schmitt)	Output disabled	4.5 to 6.0	V_{SS}		$0.2V_{DD}$	
	$V_{IL}(2)$	<ul style="list-style-type: none"> • Ports 1, 2, 3, 4, 5 • Ports 72, 73 (Schmitt) 	Output disabled	4.5 to 6.0	V_{SS}		$0.25V_{DD}$	
	$V_{IL}(3)$	<ul style="list-style-type: none"> • Port 70 Port input/interrupt. • Port 71 • RES (Schmitt) 	N-channel transistor OFF	4.5 to 6.0	V_{SS}		$0.25V_{DD}$	
	$V_{IL}(4)$	Port 70 Watchdog timer	N-channel transistor OFF	4.5 to 6.0	V_{SS}		$0.8V_{DD} - 1.0$	
	$V_{IL}(5)$	<ul style="list-style-type: none"> • Port 74 • Port 8 	N-channel transistor OFF	4.5 to 6.0	V_{SS}		$0.25V_{DD}$	
Operation cycle time	t_{CYC}			4.5 to 6.0	0.98		400	μs

LC86E5032

Parameter	Symbol	Pins	Conditions	Ratings			Unit	
				V _{DD} [V]	min	typ		max
Oscillation frequency range (Note 1)	FmCF(1)	CF1, CF2	<ul style="list-style-type: none"> • 12 MHz (ceramic resonator oscillation). • Refer to Figure 1. 	4.5 to 6.0	11.76	12	12.24	MHz
	FmCF(2)	CF1, CF2	<ul style="list-style-type: none"> • 3 MHz (ceramic resonator oscillation). • Refer to Figure 1. 	4.5 to 6.0	2.94	3	3.06	
	FmRC		RC oscillation	4.5 to 6.0	0.4	0.8	2.0	
	FsXtal	XT1, XT2	<ul style="list-style-type: none"> • 32.768 kHz (crystal oscillation). • Refer to Figure 2. 	4.5 to 6.0		32.768		kHz
Oscillation stable time period (Note 1)	tmsCF(1)	CF1, CF2	<ul style="list-style-type: none"> • 12 MHz (ceramic resonator oscillation). • Refer to Figure 3. 	4.5 to 6.0		0.03	0.5	ms
	tmsCF(2)	CF1, CF2	<ul style="list-style-type: none"> • 3 MHz (ceramic resonator oscillation). • Refer to Figure 3. 	4.5 to 6.0		0.2	2	
	tssXtal	XT1, XT2	<ul style="list-style-type: none"> • 32.768 kHz (crystal oscillation). • Refer to Figure 3. 	4.5 to 6.0		1	1.5	s

(Note 1) Refer to Table 1 and Table 2 for the oscillation constants.

DISCONTINUED PRODUCT


LC86E5032

3. Electrical Characteristics at Ta= +10°C to +40°C , VSS = 0 V

Parameter	Symbol	Pins	Conditions	Ratings			Unit	
				V _{DD} [V]	min	typ		max
Input high current	I _{IH} (1)	• Ports 3, 4, 5 at open-drain output	• Output disabled • V _{IN} = 13.5 V (including off-state leak current of output transistor)	4.5 to 6.0			5	μA
	I _{IH} (2)	• Port 0 without pull-up MOS transistor • Ports 1, 2, 3, 4, 5	• Output disabled • Pull-up MOS transistor OFF. V _{IN} = V _{DD} (including off-state leak current of output transistor)	4.5 to 6.0			1	
	I _{IH} (3)	• Ports 70, 71, 72, 73 without pull-up MOS transistor • Port 8	V _{IN} = V _{DD}	4.5 to 6.0			1	
	I _{IH} (4)	• $\overline{\text{RES}}$	V _{IN} = V _{DD}	4.5 to 6.0			1	
Input low current	I _{IL} (1)	• Ports 1, 2, 3, 4, 5 • Port 0 without pull-up MOS transistor	• Output disabled • Pull-up MOS transistor OFF. V _{IN} = V _{SS} (including off-state leak current of output transistor)	4.5 to 6.0	-1			
	I _{IL} (2)	• Ports 70, 71, 72, 73 without pull-up MOS transistor • Port 8	V _{IN} = V _{SS}	4.5 to 6.0	-1			
	I _{IL} (3)	• $\overline{\text{RES}}$	V _{IN} = V _{SS}	4.5 to 6.0	-1			
Output high voltage	V _{OH} (1)	• Ports 0, 1, 2, 3, 4, 5 at CMOS output	I _{OH} = -1.0 mA	4.5 to 6.0	V _{DD} -1			V
	V _{OH} (2)		I _{OH} = -0.1 mA	4.5 to 6.0	V _{DD} -0.5			
Output low voltage	V _{OL} (1)	Ports 0, 1, 2, 3, 4, 5	I _{OL} = 10 mA	4.5 to 6.0			1.5	
	V _{OL} (2)		I _{OL} = 1.6 mA	4.5 to 6.0			0.4	
	V _{OL} (3)	Port 70	I _{OL} = 1 mA	4.5 to 6.0			0.4	
	V _{OL} (4)		I _{OL} = 0.5 mA	4.5 to 6.0			0.4	
Pull-up MOS transistor resistance	R _{pu}	• Ports 0, 1, 2, 3, 4, 5 • Ports 70, 71, 72, 73	V _{OH} = 0.9 V _{DD}	4.5 to 6.0	15	40	70	kΩ
Hysteresis voltage	V _{HIS}	• Ports 0, 1, 2, 3, 4, 5 • Ports 70, 71, 72, 73 • $\overline{\text{RES}}$	Output disable	4.5 to 6.0		0.1V _{DD}		V
Pin capacitance	C _P	All pins	• f = 1 MHz • Unmeasured input pins are set to V _{SS} level. • Ta = 25°C	4.5 to 6.0		10		pF

4. Serial Input/Output Characteristics at Ta = +10°C to +40°C , VSS = 0 V

Parameter		Symbol	Pins	Conditions	Ratings			Unit	
					VDD [V]	min	typ		max
Serial clock	Input clock	Cycle	tCKCY(1)	SCK0, SCK1	Refer to Figure 5.	4.5 to 6.0	2		tCYC
		Low-level pulse width	tCKL(1)			4.5 to 6.0	1		
		High-level pulse width	tCKH(1)			4.5 to 6.0	1		
	Output clock	Cycle	tCKCY(2)	SCK0, SCK1	<ul style="list-style-type: none"> • Use pull-up resistor (1 kΩ) when set to open-drain output. • Refer to Figure 5. 	4.5 to 6.0	2		
		Low-level pulse width	tCKL(2)			4.5 to 6.0	1/2tCKCY		
		High-level pulse width	tCKH(2)			4.5 to 6.0	1/2tCKCY		
Serial input	Data setup time	tICK	<ul style="list-style-type: none"> • SI0, SI1 • SB0, SB1 	<ul style="list-style-type: none"> • Data set-up to SCK0, 1. • Data hold from SCK0, 1. • Refer to Figure 5. 	4.5 to 6.0	0.1		μs	
	Data hold time	tCKI				4.5 to 6.0	0.1		
Serial output	Output delay time (Serial clock is external clock.)	tCKO(1)	<ul style="list-style-type: none"> • SO0, SO1 • SB0, SB1 	<ul style="list-style-type: none"> • Use pull-up resistor (1 kΩ) when set to open-drain output. 	4.5 to 6.0			7/12tCYC +0.2	
	Output delay time (Serial clock is internal clock.)	tCKO(2)			<ul style="list-style-type: none"> • Data hold from SCK0, 1 • Refer to Figure 5. 	4.5 to 6.0			1/3tCYC +0.2



LC86E5032

5. Pulse Input Conditions at $T_a = +10^\circ\text{C}$ to $+40^\circ\text{C}$, $V_{SS} = 0\text{ V}$

Parameter	Symbol	Pins	Conditions	Ratings			Unit
				V_{DD} [V]	min	typ	
High/low-level pulse width	tPIH(1) tPIL(1)	• INT0, INT1 • INT2/T0IN • INT3	• Interrupt acceptable • Timer 0 pulse countable	4.5 to 6.0	1		tCYC
	tPIH(2) tPIL(2)	INT3 (The noise rejection clock selected to 1/1.)	• Interrupt acceptable • Timer 0 pulse countable	4.5 to 6.0	2		
	tPIH(3) tPIL(3)	INT3 (The noise rejection clock selected to 1/16.)	• Interrupt acceptable • Timer 0 pulse countable	4.5 to 6.0	32		
	tPIL(4)	$\overline{\text{RES}}$	Reset acceptable	4.5 to 6.0	200		μs

6. A/D Converter Characteristics at $T_a = +10^\circ\text{C}$ to $+40^\circ\text{C}$, $V_{SS} = 0\text{ V}$

Parameter	Symbol	Pins	Conditions	Ratings			Unit
				V_{DD} [V]	min	typ	
Resolution	N			4.5 to 6.0		8	bit
Absolute precision (Note 2)	ET			4.5 to 6.0			$\pm 1/5$ LSB
Conversion time	tCAD		A/D conversion time = $16 \times t_{\text{CYC}}$ (ADCR2 = 0) (Note 3)	4.5 to 6.0	15.68 (tCYC = 0.98 μs)	65.28 (tCYC = 4.08 μs)	μs
			A/D conversion time = $32 \times t_{\text{CYC}}$ (ADCR2 = 1) (Note 3)				
Analog input voltage range	V_{AIN}	AN0 to AN7		4.5 to 5.5	V_{SS}	V_{DD}	V
Analog port input current	I_{AINH}		$V_{\text{AIN}} = V_{\text{DD}}$	4.5 to 5.5		+1	μA
	I_{AINL}		$V_{\text{AIN}} = V_{\text{SS}}$	4.5 to 5.5	-1		

(Note 2) Absolute precision excepts quantizing error ($\pm 1/2$ LSB).

(Note 3) The conversion time is the time from execution of the instruction to start conversion to the completion of shifting the A/D converted value to the register.

LC86E5032

7. Current Drain Characteristics at $T_a = +10^\circ\text{C}$ to $+40^\circ\text{C}$, $V_{SS} = 0\text{ V}$

Parameter	Symbol	Pins	Conditions	Ratings			Unit	
				V_{DD} [V]	min	typ		max
Current drain during basic operation (Note 4)	$I_{DDOP(1)}$	V_{DD}	<ul style="list-style-type: none"> • $F_{mCF} = 12\text{ MHz}$ for ceramic resonator oscillation. • $F_{sXtal} = 32.768\text{ kHz}$ for crystal oscillator. • System clock : CF oscillator. • Internal RC oscillator stopped. 	4.5 to 6.0		13	26	mA
	$I_{DDOP(2)}$		<ul style="list-style-type: none"> • $F_{mCF} = 3\text{ MHz}$ for ceramic resonator oscillation. • $F_{sXtal} = 32.768\text{ kHz}$ for crystal oscillator. • System clock : CF oscillator. • Internal RC oscillator stopped. 	4.5 to 6.0		7	14	
	$I_{DDOP(3)}$		<ul style="list-style-type: none"> • $F_{mCF} = 0\text{ Hz}$ (when oscillator stops). • $F_{sXtal} = 32.768\text{ kHz}$ for crystal oscillator. • System clock : RC oscillator. 	4.5 to 6.0		4	10	
	$I_{DDOP(4)}$		<ul style="list-style-type: none"> • $F_{mCF} = 0\text{ Hz}$ (when oscillator stops). • $F_{sXtal} = 32.768\text{ kHz}$ for crystal oscillator. • System clock : crystal oscillator. • Internal RC oscillator stopped. 	4.5 to 6.0		4	8	

DISCONTINUED

LC86E5032

Parameter	Symbol	Pins	Conditions	Ratings			Unit	
				V _{DD} [V]	min	typ		max
Current drain at HALT mode (Note 4)	I _{DDHALT} (1)	V _{DD}	<ul style="list-style-type: none"> • HALT mode • FmCF = 12 MHz for ceramic resonator oscillation. • FsXtal = 32.768 kHz for crystal oscillator. • System clock : CF oscillator. • Internal RC oscillator stopped. 	4.5 to 6.0		5	10	mA
	I _{DDHALT} (2)		<ul style="list-style-type: none"> • HALT mode • FmCF = 3 MHz for ceramic resonator oscillation. • FsXtal = 32.768 kHz for crystal oscillator. • System clock : CF oscillator. • Internal RC oscillator stopped. 	4.5 to 6.0		2.2	4.6	
	I _{DDHALT} (3)		<ul style="list-style-type: none"> • HALT mode • FmCF = 0 Hz (when oscillator stops). • FsXtal = 32.768 kHz for crystal oscillator. • System clock : RC oscillator. 	4.5 to 6.0		550	1100	μA
	I _{DDHALT} (4)		<ul style="list-style-type: none"> • HALT mode • FmCF = 0 Hz (when oscillator stops). • FsXtal = 32.768 kHz for crystal oscillator. • System clock : crystal oscillator. • Internal RC oscillator stopped. 	4.5 to 6.0		25	100	
Current drain at HOLD mode (Note 4)	I _{DDHOLD} (1)	V _{DD}	HOLD mode	4.5 to 6.0		0.05	30	
	I _{DDHOLD} (2)			2.5 to 4.5		0.02	20	

(Note 4) The currents of output transistors and pull-up transistors are ignored.

LC86E5032

Table 1. Ceramic Resonator Oscillation Guaranteed Constants (Main clock)

Oscillation type	Supplier	Oscillator	C1	C2
12 MHz ceramic resonator oscillation	Murata	CSA12.0MTZ	33 pF	33 pF
		CST12.0MTW	on chip	
	Kyocera	KBR-12.0M	33 pF	33 pF
3 MHz ceramic resonator oscillation	Murata	CSA3.00MG040	100 pF	100 pF
		CST3.00MGW040	on chip	
	Kyocera	KBR-3.0MS	47 pF	47 pF


* Both C1 and C2 must use K rank ($\pm 10\%$) and SL characteristics.

Table 2. Crystal Oscillation Guaranteed Constants (Sub-clock)

Oscillation type	Supplier	Oscillator	C3	C4
32.768 kHz crystal oscillation	Dai Sinku	DT-38(1TA252E00)	18 pF	18 pF
	Kyocera	KF-38G-13P0200	18 pF	18 pF


* Use J rank ($\pm 5\%$) and CH characteristics for C3 and C4.
(If high precision is unnecessary, use K rank ($\pm 10\%$) and SL characteristics.)

- Notes
- Since the circuit pattern affects the oscillation frequency, place the oscillation-related parts as close to the oscillation pins as possible with the shortest pattern length.
 - If you use other oscillators herein, we provide no guarantee for the characteristics.



Main-clock circuit

Figure 1 Ceramic Resonator Oscillation



Sub-clock circuit

Figure 2 Crystal Oscillation





Figure 3 Oscillation Stable Time



The values of CRES and RRES should be determined such that reset time is at least 200 μ s, measured from the moment the power exceeds the VDD lower limit.

Figure 4 Reset Circuit




Figure 5 Serial Input/Output Test Conditions




Figure 6 Pulse Input Timing Conditions

PROTOTYPE PRODUCT

- Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.
- SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO products described or contained herein.
- Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Electric Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only ; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.