

CMOS 4-BIT MICROCONTROLLER

TMP47C850N


TMP47C850F

The 47C850 is a high performance 4-bit single chip microcomputer based on the TLC5-470 series. And the 47C850 has a built-in DTMF receiver and BEEP output circuit, which is suitable for application in telephones.

PART No.	ROM	RAM	PACKAGE	OTP
TMP47C850N	8192 x 8-bit	512 x 4-bit	SDIP64-P-750-1.78	TMP47P850VN
TMP47C850F			QFP64-P-1414-1.00A	TMP47P850VF

FEATURES



- ◆4-bit single chip microcomputer
- ◆Instruction execution time :
 - 2.23 μ s (at 3.58MHz), 244 μ s (at 32.8kHz)
- ◆92 basic instructions
 - Table look-up instructions
 - 5-bit to 8-bit data conversion instruction
- ◆Subroutine nesting : 15 levels max
- ◆6 interrupt sources (External : 2, Internal : 4)
 - All sources have independent latches each, and multiple interrupt control is available
- ◆I/O port (52 pins)
 - Input 2ports 5pins
 - Output 4ports 16pins
 - I/O 8ports 31pins
- ◆Two 12-bit Timer/Counters
 - Timer, event counter, and pulse width measurement mode
- ◆Interval Timer
- ◆Watchdog Timer
- ◆Serial interface with 8-bit buffer
 - Simultaneous transmission and reception capability
 - External/Internal clock, leading/trailing edge shift, and 4/8-bit mode
- ◆DTMF (Dual Tone Multi Frequency) receiver circuit
 - DTMF signal detect, 4-bit hexadecimal code conversion
 - Equivalent function to TC35300BP (Software for adjusting acquisition)
- ◆BEEP output function
 - Ten different frequencies can be selected for output frequencies.
- ◆4-bit A/D converter input 4 channels
- ◆High current outputs
 - LED direct drive capability (typ. 20mA x 16-bit)
- ◆Dual-clock operation
 - High-speed/Low-power consumption operating mode
- ◆Hold function
 - Battery/capacitor back-up
- ◆Real Time Emulator : BM47C850




PIN ASSIGNMENT (TOP VIEW)

(1) SDIP64-P-750-1.78

(2) QFP64-P-1420-1.00A



BLOCK DIAGRAM



PIN FUNCTIONS

PIN NAME	Input/Output	FUNCTIONS	
K03 (CIN3) ~ K00 (CIN0)	Input	4-bit input port.	A/D converter (Comparator) input
P03 ~ P00	Output	4-bit output port with latch	
P13 ~ P10	Output	4-bit output port with latch.	
P23 ~ P20		8-bit data are output by the 5-bit to 8-bit data conversion instruction [OUTB @HL].	
P33 ~ P32	Output	4-bit output port with latch	
P31 (BEEP1) ~P30 (BEEP0)	Output (Output)		BEEP output
R43 ~ R40	I/O	4-bit I/O port with latch.	
R53 ~ R50		When used as the input port, the latch must be set to "1".	
R63 ~ R60			
RA3 ~ RA0			
RB3 ~ RB0			
R73 (XTOUT)	I/O (Output)	4-bit I/O port with latch. When used as the input port or watchdog timer output, the latch must be set to "1".	Resonator connecting pins (Low-frequency).
R72 (XTIN)	I/O (Input)		For inputting external clock, XTIN is used and XTOUT is opened.
R71 (WTO)	I/O (Output)		Watchdog timer output
R70	I/O		
R83 (T1)	I/O (Input)	4-bit I/O port with latch.	
R82 (INT1)		When used as the input port, external interrupt input pin, or Timer/Counter external input pin, the latch must be set to "1".	
R81 (T2)		Timer/counter 1 external input	
R80 (INT2)		External interrupt 1 input	
R92 (SCK)	I/O (I/O)	3-bit I/O port with latch. When used as the input port or serial port, the latch must be set to "1".	Timer/counter 2 external input
R91 (SO)	I/O (Output)		Serial clock I/O
R90 (SI)	I/O (Input)		Serial data output
XIN, XOUT	Input, Output	Resonator connecting pin (High-frequency). For inputting external clock, XIN is used and XOUT is opened.	
RESET	Input	Reset signal input	
HOLD (KE0)	Input (Input)	Hold request/release signal input	Sense input
TEST	Input	Test pin for out-going test. Be opened or fixed to low level.	
AIN +, AIN -	Input	DTMF signal input	
VAREF, GS	Output	VDD/2 reference voltage output. First stage differential amplifier output.	
VDD	Power supply	+ 5V	
VSS		0V (GND)	
VADD		Analog reference voltage for DTMF receiver	
VASS		Analog reference GND for DTMF receiver	

OPERATIONAL DESCRIPTION

1. SYSTEM CONFIGURATION

◆ INTERNAL CPU FUNCTION

- 2.1 Program Counter (PC)
- 2.2 Program Memory (ROM)
- 2.3 H Register, L Register, and Data Memory Bank Selector (DMB)
- 2.4 Data Memory (RAM)
 - a. Stack, b. Stack Pointer Word (SPW), c. Data Counter (DC)
- 2.5 Accumulator
- 2.6 Flags
- 2.7 Clock Generator, Timing Generator, and System Clock Controller
- 2.8 Interrupt Controller
- 2.9 Reset Circuit

◆ PERIPHERAL HARDWARE FUNCTION

- 3.1 Input/Output Ports
- 3.2 Interval Timer
- 3.3 Timer/Counters (TC1, TC2)
- 3.4 Watchdog Timer
- 3.5 A/D Converter (comparator) input circuit
- 3.6 BEEP output function
- 3.7 DTMF Receiver circuit
- 3.8 Serial Interface

Concerning the above component parts, the hardware configuration and functions are described.

2. INTERNAL CPU FUNCTION

2.1 Program Counter (PC)

The program counter is a 13-bit binary counter which indicates the address of the program memory storing the next instruction to be executed. Normally, the PC is incremented by the number of bytes of the instruction every time it is fetched. When a branch instruction or a subroutine instruction has been executed or an interrupt has been accepted, the specified values listed in Table 2-1 are set to the PC. The PC is initialized to "0" during reset.




Figure 2-1. Configuration of Program Counter

The PC can directly address an 8192-byte address space. However, with the short/middle branch and subroutine call instructions, the following points must be considered:

(1) Short branch instruction [BSS a]

In [BSS a] instruction execution, when the branch condition is satisfied the status flag is "1", the value specified in the instruction is set to the lower 6 bits of the PC. That is, [BSS a] becomes the in-page branch instruction. When [BSS a] is stored at the last address of the page, the upper 7 bits of the PC point the next page, so that branch is made to the next page.

(2) Middle branch instruction [BS a]

In [BS a] instruction execution, when the branch condition is satisfied, the value specified in the instruction is set to the lower 12 bits of the PC. That is, [BS a] becomes the in-bank branch instruction.

Instruction or Operation	Condition	Program Counter (PC)														
		PC12	PC11	PC10	PC9	PC8	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0		
Instruction	BSL a	SF = 1 (Branch condition is satisfied)	Immediata data specified by the instruction													
		SF = 0 (Branch condition is not satisfied)	+ 3													
	BS a	SF = 1	Lower 12-bit address ≠ FFE, FFF _H	Hold	Immediata data specified by the instruction											
			Lower 12-bit address = FFE, FFF _H (Last address in bank)	+ 1	Immediata data specified by the instruction											
		SF = 0	+ 2													
	BSS a	SF = 1	Lower 6-bit address ≠ 3F _H	Hold						Immediata data specified by the instruction						
			Lower 6-bit address = 3F _H (Last address in page)	+ 1						Immediata data specified by the instruction						
		SF = 0	+ 1													
	CALL a		0	0	Immediata data specified by the instruction											
	CALLS a		0	0	0	0	0	The value generated by the immediate data specified by the instruction					1	1	0	
RET		The return address restored from stack														
RETI		The return address restored from stack														
Others		Incremented by the number of bytes in the instruction														
Interrupt acceptance		0	0	0	0	0	0	0	0	0	Interrupt vector			0		
Reset		0	0	0	0	0	0	0	0	0	0	0	0	0		

Table 2-1. Status Change of Program Counter

When first byte or second byte of this instruction is stored at the last address of the bank, the most significant bit of the PC point the next bank, so that branch is made to the next bank.

(3) Subroutine call instruction [CALL a]

In [CALL a] instruction execution, the contents of the PC are saved to the stack then the value specified by the instruction is set to the PC. The address which can be specified by the instruction consists of 11 bits and the upper 2 bits of the PC is always "0". Therefore, the entry address of the subroutine should be within an address range of 0000_H through 07FF_H.

2.2 Program Memory (ROM)

The 47C850 has 8192 × 8bits (addresses 0000 through 1FFF_H) of the program memory (mask ROM).

Programs and fixed data are stored in the program memory. The instruction to be executed next is read from the address indicated by the contents of the PC. The fixed data can be read by using the table look-up instructions or 5-bit to 8-bit data conversion instruction.




Figure 2-2. Configuration of Program Memory

(1) Table look-up instructions [LDL A,@DC], [LDH A,@DC +]

The table look-up instructions read the lower and upper 4 bits of the fixed data stored at the address specified in the data counter (DC) to place them into the accumulator. [LDL A,@DC] instruction reads the lower 4 bits of fixed data and [LDH A,@DC +] instruction reads the upper 4 bits. The DC is a 12-bit register, and it can specify an address within the range of 1000_H through 1FFF_H of the program memory.

(2) 5-bit to 8-bit data conversion instruction [OUTB @HL]

The 5-bit to 8-bit data conversion instruction reads the fixed data (8 bits) from the data conversion table in the program memory to output the upper 4 bits to COLUMN register and the lower 4 bits to ROW register. The table is located in the last 32-byte space (addresses 1FE0_H through 1FFF_H) in the program memory with the lower address consisting of the 5 bits obtained by linking the data memory contents specified by the HL register pair and the content of the carry flag. This instruction is suitable for such applications as setting data of DTMF-generator.

2.2.1 Program Memory Map

Figure 2-3 shows the program memory map. Address 0000 through 0086_H and 1FE0 through 1FFF_H for the 47C850, of the program memory are also used for special purposes.




Figure 2-3. Program Memory Map

2.3 H Register, L Register, and Data Memory Bank Selector (DMB)

The H register and the L register are 4-bit general registers. They are also used as a register pair (HL) for the data memory (RAM) addressing pointer. The data memory consists of pages, each page being 16 words long (1word = 4bits). The H register specifies a page and the L register specifies an address in the page. The data memory consists of two banks (bank0 and bank1). The data memory bank selector (DMB) is a 1-bit register to specify a data memory bank. During reset, the DMB is initialized to "0". The DMB is set or cleared by the [CLR DMB] or [SET DMB] instructions. The currently selected data memory bank can be known by executing the [TEST DMB] or [TESTP DMB] instruction.

The L register has the automatic post-increment/decrement capability, implementing the execution of composite instructions. For example, [ST A,@HL +] instruction automatically increments the contents of the L register after data transfer. During the execution [SET @L], [CLR @L], or [TEST @L] instruction, the L register is also used to specify the bits corresponding to I/O port pins R73 through R40 (the indirect addressing of port bits by the L register).

Example 1: To write immediate values "5" and "FH" to data memory (bank 0) addresses 10_H and 11_H.

```
CLR    DMB      ; DMB ← 0
LD     HL,#10H  ; HL ← 10H
ST     #5,@HL+  ; RAM [10H] ← 5, ← LR + 1
ST     #0FH,@HL+ ; RAM [11H] ← FH, LR ← LR + 1
```

Example 2: The output latch of R71 pin is set to "1" by the L register indirect addressing bit manipulation instruction.

```
LD     L,#1101B ; Sets R71 pin address to L register
SET    @L       ; R71 ← 1
```




Figure 2-4. Configuration of H, L registers and DMB

2.4 Data Memory (RAM)

The 47C850 has 512 × 4 bits of data memory (RAM).

The data memory is addressed in one of three ways :

- (1) Register-indirect addressing mode
In this mode, a bank is specified by the DMB, a page by the H register and an address in the page by the L register.

```
Example: LD A,@HL ; Acc ← RAM[HL]
```

- (2) Direct addressing mode
An address in the bank is directly specified by the 8 bits of the second byte (operand) in the instruction field. The bank is specified by the DMB.

```
Example: LD A,2CH ; Acc ← RAM[2CH]
```

- (3) Zero-page addressing mode
An address in zero-page of bank 0 (addresses 00_H through 0F_H) by the lower 4 bits of the second byte (operand) in the instruction field.

```
Example: ST #3,05H ; RAM[05H] ← 3
```





Figure 2-5. Addressing mode

2.4.1 Data Memory Map

Figure 2-6 shows the data memory map. The data memory is also used for the following special purposes: Note that this special function area is provided only on bank 0.

- ① Stack
- ② Stack pointer word (SPW)
- ③ Data counter (DC)
- ④ Count registers of the timer/counters (TC1, TC2)
- ⑤ Zero-page



Note1. denotes the stack area.
 Note2. The TC1 and TC2 areas are shared by the locations 13 and 14.

Figure 2-6. Data Memory Map

(1) Stack

The stack provides the area in which the return address is saved before a jump is performed to the processing routine at the execution of a subroutine call instruction or the acceptance of an interrupt. When a subroutine call instruction is executed, the contents (the return address) of the program counter are saved; when an interrupt is accepted, the contents of the program counter and flags are saved.

When returning from the processing routine, executing the subroutine return instruction [RET] restores the contents of the program counter from the stack; executing the interrupt return instruction [RETI] restores the contents of the program counter and flags.

The stack consists of up to 15 levels (locations 0 through 14) which are provided in the bank 0 of data memory (addresses C0_H through FB_H). Each location consists of 4-word data memory. Locations 13 and 14 are shared by the count registers of the timer/counters (TC1, TC2) to be described later.

The save/restore locations in the stack are determined by the stack pointer word (SPW). The SPW is automatically decremented after save and incremented before restore. That is, the value of the stack pointer word indicates the stack location number for the next save.

(2) Stack Pointer Word (SPW)

Address FF_H in the data memory (bank 0) is called the stack pointer word, which identifies the location in the stack to be accessed (save or restore).

Generally, location number 0 to 12 can be set to the SPW, providing up to 13 levels of stack nesting. Locations 13 and 14 are shared by the count registers of the timer/counters to be described later; therefore, when the timer/counters are not used, the stack area of up to 15 levels is available. Address FF_H is assigned with the SPW, so that the contents of the SPW cannot be set "15" in any case. The SPW is automatically updated when a subroutine call is executed or an interrupt is accepted. However, if it is used in excess of the stack area permitted by the data memory allocating configuration, the user-processed data may be lost. (For example, when the user-processed data area is in an address range 00_H through CF_H, up to location 4 of the stack are usable. If an interrupt is accepted with location 4 already used, the user-processed data stored in addresses CC_H through CF_H corresponding to the location 3 area is lost.)

The SPW is not initialized by hardware, requiring to write the initial value (the location with which the use of the stack starts) by using the initialization routine. Normally, the initial value of "12" is set to the SPW.

(3) Data counter (DC)

The data counter is a 12-bit register to specify the address of the data table to be referenced in the program memory (ROM). Data table reference is performed by the table look-up instructions [LDL A,@DC] and [LDH A,@DC +]. The data tables are set in the program memory area between addresses 1000_H and 1FFF_H. The DC is assigned with a RAM address in unit of 4 bits.

Therefore, the RAM manipulation instruction is used to set the initial value or read the contents of the DC.

Example: To set the DC to 780_H

```

CLR      DMB          ; DMB←0
LD       HL, #0FCH    ; Sets RAM address of DCL to HL register pair.
ST       #0H, @HL+    ; DC←780H
ST       #8H, @HL+
ST       #7H, @HL+
    
```




Figure 2-7. Data Counter




Figure 2-8. Accessing Stack (Save/Restore)

(4) Count registers of the timer/counter (TC1, TC2)

The 47C850 has two 12-bit timer/counters. The count register of the timer/counter is assigned with RAM addresses in unit of 4 bits, so that the initial value setting or contents reading is performed by using RAM manipulation instruction.

The count registers are shared by the stack area (locations 13 and 14) described earlier, so that the stack is usable from location 13 when the timer/counter 1 is not used. When none of timer/counter 1 and timer/counter 2 are used, the stack is usable from location 14.

When both timer/counter 1 and timer/counter 2 are used, the data memory (bank 0) locations at addresses F7_H and FB_H can be used to store the user-processed data.




Figure 2-9. Count Registers of Timer/Counters (TC1,TC2)

(5) Zero - page

The 16 words (at addresses 00_H through 0F_H) of the page zero of the data memory (bank 0) can be used as the user flag or pointer by using zero-page addressing mode instructions (comparison, addition, transfer, and bit manipulation), providing enhanced efficiency in programming.

Example: To write "8" to address 09_H if bit 2 at address 04_H in the data memory (bank 0) is "1".

```

TEST    04H, 2    ; Skips if bit 2 at address 04H in the is "0".
B       SKIP
ST      #8, 09H   ; Writes "8" to address 09H in the RAM.
    
```

SKIP:

2.4.2 Data Memory Capacity

The 47C850 contains two 256 × 4 bit data memory banks (bank0 and bank1).

When power-on is performed, the contents of the RAM become unpredictable, so that they must be initialized by the initialization routine.

Example: To clear RAM

```

LD      HL, #00H  ; HL←00H
SCLR1: CLR  DMB   ; DMB←0
SCLR2: ST   #0, @HL+ ; RAM[HL]←0, LR←LR+1
B       SCLR2
SET    DMB       ; DMB←1
SCLR3: ST   #0, @HL+ ; RAM[HL]←0, LR←LR+1
B       SCLR3
ADD    H, #1     ; HR←HR+1
B       SCLR1
    
```




Figure 2-10. Data Memory (RAM)

2.5 ALU and Accumulator

2.5.1 Arithmetic / Logic Unit (ALU)

The ALU performs the arithmetic and logic operations specified by instructions on 4-bit binary data and outputs the result of the operation, the carry information (C), and the zero detect information (Z).

(1) Carry information (C)


The carry information indicates a carry-out from the most significant bit in an addition. A subtraction is performed as addition of two's complement, so that, with a subtraction, the carry information indicates that there is no borrow to the most significant bit. With a rotate instruction, the information indicates the data to be shifted out from the accumulator.

(2) Zero detect information (Z)

This information is "1" when the operation result or the data to be transferred to the accumulator/data memory is "0000_B".

Example: The carry information (C) and zero detect information (Z) for 4-bit additions and subtractions.

Operation	Result	C	Z
4 + 2 =	6	0	0
7 + 9 =	0	1	1
8 - 1 =	7	1	0
2 - 2 =	0	1	1
5 - 8 =	-3 (1101 _B)	0	0



Note. Cin indicates the carry input specified by instruction.

Figure 2-11. ALU

2.5.2 Accumulator (Acc)

The accumulator is a 4-bit register used to hold source data or results of the operations and data manipulations.

2.6 Flags

There are a carry flag (CF), a status flag (SF), and zero flag (ZF), each consisting of 1 bit. These flags are set or cleared according to the condition specified by an instruction. When an interrupt is accepted, the flags are saved on the stack along with the program counter. When the [RETI] instruction is executed, the flags are restored from the stack to the states set before interrupt acceptance.




Figure 2-12. Acc, Flag

(1) Carry flag (CF)

The carry flag holds the carry information received from the ALU at the execution of an addition/subtraction with carry instruction, a compare instruction, or a rotate instruction. With a carry flag test instruction, the CF holds the value specified by it.

- ① Addition/subtraction with carry instructions [ADDC A,@HL], [SUBRC A,@HL]

The CF becomes the input (C_{in}) to the ALU to hold the carry information.

- ② Compare instructions [CMPR A,@HL], [CMPR A,#k]

The CF holds the carry information (non-borrow).

- ③ Rotate instructions [ROLC A], [RORC A]

The CF is shifted into the accumulator to hold the carry information (the data shifted out from the accumulator).

- ④ Carry flag test instructions [TESTP CF], [TEST CF]

With [TESTP CF] instruction, the content of the CF is transferred to the SF then the CF is set to "1".

With [TEST CF] instruction, the value obtained by inverting the content of the CF is transferred to the SF then the CF is cleared to "0".

(2) Zero flag (ZF)

The zero flag holds the zero detect information (Z) received from the ALU at the execution of an operational instruction, a rotate instruction, an input instruction, or a transfer-to-accumulator instruction.

(3) Status flag (SF)

The SF provides the branch condition for a branch instruction. Branch is performed when the SF is set to "1". Normally the SF is set to "1", so that any branch instruction can be regarded as an unconditional branch instruction. When a branch instruction is executed upon set or clear of the SF according to the condition specified by instruction, this instruction becomes a conditional branch instruction. During reset, the SF is initialized to "1", other flags are not affected.

Example: When the following instructions are executed with the accumulator, H register, L register, data memory address 07_H, and carry flag are "C_H", "0_H", "7_H", "5_H", and "1" respectively, the contents of the accumulator and flags become as follows:

Instruction	Acc after execution	Flag after execution		
		CF	ZF	SF
ADDC A, @HL	2 _H	1	0	0
SUBRC A, @HL	9 _H	0	0	0
CMPR A, @HL	C _H	0	0	1
AND A, @HL	4 _H	1	0	1
LD A, @HL	5 _H	1	0	1

Instruction	Acc after execution	Flag after execution		
		CF	ZF	SF
LD A, #0	0 _H	1	1	1
ADD A, #4	0 _H	1	1	0
DEC A	B _H	1	0	1
ROLC A	9 _H	1	0	0
RORC A	E _H	0	0	1

2.7 Clock Generator, Timing Generator, and System Clock Controller




Figure 2-13. Clock Generator, Timing Generator and System Clock Controller

2.7.1 Clock Generator

The clock generator produces the basic clock pulses which provide the system clock to be supplied to the CPU and peripheral hardware. It contains two oscillators: a high-frequency clock oscillator and a low-frequency clock oscillator. Power consumption can be reduced by switching to the low power operation based on the low-frequency clock by the system clock controller. The high-frequency clock and the low-frequency clock can be easily obtained by attaching a resonator between the XIN and XOUT pins and the XTIN and XTOUT pins, respectively. The system clock can also be obtained from the external oscillator.





Figure 2-14. Examples of Resonator Connection

Note. Accurate adjustment of the oscillation frequency
 Although no hardware to externally and directly monitor the clock pulse is not provided, the oscillation frequency can be adjusted by making the program to output the pulse with a fixed frequency to the port with the all interrupts disabled and timer/counters stopped and monitoring this pulse. With a system requiring the oscillation frequency adjustment, the adjusting program must be created beforehand.

Example : To output the low-frequency oscillation frequency adjusting monitor pulse to R70 pin. (Under the condition that the low-frequency clock oscillation stable in SLOW operation)

```
SFCCHK : SET      %OP07, 0
         CLR      %OP07, 0
         BSS      SFCCHK
```



2.7.2 Timing Generator

The timing generator produces the system clocks from clock pulse which are supplied to the CPU and peripheral hardware.

2.7.3 System Clock Controller

The system clock controller starts or stops the high-frequency and low-frequency clock oscillator and switches between the basic clocks. The operating mode is generally divided into the single-clock mode and the dual-clock mode, which are controlled by command. Figure 2-15 shows the operating mode transition diagram. Figure 2-16 shows the command and status registers.




Figure 2-15. Operating Mode Transition Diagram

a. Single-clock mode

① Normal-1 operating mode

The CPU and the peripheral hardware are operated on the high-frequency clock. At reset release, this mode is set. In this mode, it is necessary to clear SLCK (bit 2 of command register OP16) to "0".

② HOLD operating mode

In this mode, the system operations are all stopped, holding the internal states valid immediately before the stop at the low power consumption.

b. Dual-clock mode

① Normal-2 operating mode

In this mode, the CPU is operated on the high-frequency clock but many peripheral hardware operate on the low-frequency clock.

② SLOW operating mode

In this mode, the high-frequency clock oscillation is stopped to operate the CPU and the peripheral hardware on the low-frequency clock, thereby reducing power consumption.

Notes.

1. In the HOLD and SLOW operating modes, the power consumed by the oscillator and the internal hardware is reduced. However, the power for the pin interface (depending on the external circuitry and program) is not directly associated with the low-power consumption operation. This must be considered in system design as well as interface circuit design.
2. Normal-1 and Normal-2 operating modes are sometimes referred to as the Normal operating mode collectively.

System clock control is performed by the command register (OP16). During reset, this register is initialized to "0" and the single-clock mode is selected.

Each state at operating mode switching can be read from the status register (IP0E).

System clock control command register (Port address OP16)

3	2	1	0	(Initial value 0000)
DCLK3	SLCK	DCLK1	DWUT	

DCLK3/DCLK1	Selects operation mode
0 0	: Single clock mode (Normal-1 operating mode)
0 1	: Reserved
1 0	: Dual clock mode (Normal-2 operating mode)
1 1	: Dual clock mode (SLOW operating mode)

SLCK	Selects input clock for the interval timer	(Note 2)
0	: $f_c / 2^7$ [Hz]	
1	: f_s	

DWUT	Sets the warm-up time
Example: At $f_c = 4.19\text{MHz}$ $f_s = 32.8\text{kHz}$	
0	: $2^8 / f_s + 2^9 / f_c$ [s] 7.9 [ms]
1	: $2^{11} / f_s + 2^9 / f_c$ 62.6

Note 1. f_c ; High-frequency clock [Hz]

f_s ; Low-frequency clock [Hz]

Note 2. Only Normal-2 operating mode

Note 3. The access to command register (OP16) may cause the outputs over the eighth stage of timing generator to precede that to be expected by maximum $2^7/f_c$ or $1/f_s$ [s].

System clock control status register (Port address IP0E)

3	2	1	0
(SIOF)	(SEF)	SMF	HOLD / SLS

SMF	Low-frequency clock oscillating state
0	: Not oscillating or unstable oscillation
1	: Stable oscillation

HOLD / SLS	$\overline{\text{HOLD}}$ pin state/operation state monitor								
<table style="width: 100%; border: none;"> <tr> <td style="width: 50%; border: none;"> <table border="0"> <tr> <td style="border: none;">┌── Single-clock mode ──┐</td> <td style="border: none;">┌── Dual-clock mode ──┐</td> </tr> <tr> <td style="border: none;">0: HOLD pin at "H" level</td> <td style="border: none;">In Normal operation</td> </tr> <tr> <td style="border: none;">1: HOLD pin at "L" level</td> <td style="border: none;">In SLOW operation</td> </tr> </table> </td> <td style="width: 50%; border: none;"></td> </tr> </table>		<table border="0"> <tr> <td style="border: none;">┌── Single-clock mode ──┐</td> <td style="border: none;">┌── Dual-clock mode ──┐</td> </tr> <tr> <td style="border: none;">0: HOLD pin at "H" level</td> <td style="border: none;">In Normal operation</td> </tr> <tr> <td style="border: none;">1: HOLD pin at "L" level</td> <td style="border: none;">In SLOW operation</td> </tr> </table>	┌── Single-clock mode ──┐	┌── Dual-clock mode ──┐	0: HOLD pin at "H" level	In Normal operation	1: HOLD pin at "L" level	In SLOW operation	
<table border="0"> <tr> <td style="border: none;">┌── Single-clock mode ──┐</td> <td style="border: none;">┌── Dual-clock mode ──┐</td> </tr> <tr> <td style="border: none;">0: HOLD pin at "H" level</td> <td style="border: none;">In Normal operation</td> </tr> <tr> <td style="border: none;">1: HOLD pin at "L" level</td> <td style="border: none;">In SLOW operation</td> </tr> </table>	┌── Single-clock mode ──┐	┌── Dual-clock mode ──┐	0: HOLD pin at "H" level	In Normal operation	1: HOLD pin at "L" level	In SLOW operation			
┌── Single-clock mode ──┐	┌── Dual-clock mode ──┐								
0: HOLD pin at "H" level	In Normal operation								
1: HOLD pin at "L" level	In SLOW operation								

Figure 2-16. System Clock Control Command Register/Status Register

(1) Single-clock mode

In this mode, only the high-frequency clock oscillator is used. Pins R72 (XTIN) and R73 (XTOUT) become the ordinary I/O port. The HOLD operating mode is available for reducing power consumption. It is controlled by the command register (OP10). In this mode, therefore, the system clock control command register (OP16) need not be manipulated. For the details of the HOLD operation, refer to Subsection "5.1 HOLD Operating Mode".

(2) Dual-clock mode

In this mode, the Normal-2 operation is generally performed by generating the system clock from the high-frequency clock (fc). As required, the SLOW operation can be performed by generating the system clock from the low-frequency clock (fs). In the SLOW operation, the high-frequency clock oscillation automatically stops, enabling the low-power voltage operation or the low-power consumption operation. Instruction execution does not stop when the operation speed switching is performed. However, some peripheral hardware capabilities may be affected. For details, refer to the description of the relevant operation.

(3) System clock switching control

The following describes the switching between the Normal-2 and SLOW operations in the dual clock mode. During reset, the command register is initialized to the single-clock mode. It must be set to the Normal-2 operation of the dual-clock mode.

a. Switching from Normal-2 operation to SLOW operation

SMF (bit 1 of the status register) is monitored by program. First, Sets SLCK(bit2 of OP16) to "1". Next, when it has been confirmed that the low-frequency clock oscillation is stable and SMF is changed "1"→"0"→"1" or "0"→"1"→"0", bit 1 of the command register is set to "1". At this time, the high-frequency clock oscillator stops.

b. Returning from SLOW operation to Normal-2 operation

Bit 2 of the command register is cleared to "0" and, at the same time, the warm-up time for return is set to DWUT. When the warm-up time has passed, the Normal-2 operation takes place. By monitoring SLS (bit 0 of the status register), the current operating mode can be known.




Figure 2-17. System Clock Switching Timing

2.7.4 Instruction Cycle

The instruction execution and on-chip peripheral hardware operations are performed in synchronization with the basic clock. The smallest unit of instruction execution is called the "instruction cycle". The TLCS-470 series instruction set has 3 kinds of instructions, 1-cycle instruction to 3-cycle instruction. Each instruction cycle consists of 4 states (S1 through S4). Each state consists of 2 basic clock pulses.




Figure 2-18. Instruction Cycle

2.7.5 HOLD Operating Mode

The HOLD feature stops the system and holds the system's internal states active before stop with a low power. The HOLD operation is controlled by the command register (OP10) and the $\overline{\text{HOLD}}$ pin input. The $\overline{\text{HOLD}}$ pin input state can be known by the status register (IP0E). The $\overline{\text{HOLD}}$ pin is shared by the $\overline{\text{KE0}}$ pin.

(1) Starts the HOLD operating mode

The HOLD operating mode when the command is set and holds the following states during the HOLD operation:

- ① Oscillator stops and the system's internal operations are all held up.
- ② The interval timer is cleared to "0".
- ③ The states of the data memory, registers, and latches valid immediately before the system is put in the HOLD state are all held.
- ④ The program counter holds the address of the instruction to be executed after the instruction which starts the HOLD operating mode.

HOLD operating mode command register (Port address OP10)

3	2	1	0	
HLDMS		HWUT		(Initial value *0**)
HLDMS Sets mode and starts HOLD operation				
01: Starts HOLD operation in edge sensitive release mode				
11: Starts HOLD operation in level sensitive release mode				
*0: Reserved				
HWUT Sets the warm-up time at release of HOLD operating mode				
Example : At $f_c = 4\text{MHz}$				
00: $2^{18}/f_c$ [s] 65.5 [ms]				
01: $2^{14}/f_c$ 4.1				
10: Reserved				
11: $2^6/f_c$ 0.016				

Note 1. * ; don't care
 Note 2. f_c ; High-frequency clock [Hz]

HOLD operating mode status register (Port address IP0E)

3	2	1	0
(SIOF)	(SEF)	(SMF)	HOLD (KE0)
HOLD $\overline{\text{HOLD}}$ pin input state			
0: $\overline{\text{HOLD}}$ pin is high			
1: $\overline{\text{HOLD}}$ pin is low (HOLD operation request)			

Figure 2-19. HOLD Operating Mode Command Register/Status Register

The HOLD operating mode consists of the level-sensitive release mode and the edge-sensitive release mode.

a. Level-sensitive release mode

In this mode, the HOLD operating is released by setting the $\overline{\text{HOLD}}$ pin to the high level. This mode is used for the capacitor backup with the main power off or for the battery backup for long hours. If the instruction to start the HOLD operation is executed with the $\overline{\text{HOLD}}$ pin input being high, the HOLD operation does not start but the clear sequence (warm-up) sets in immediately. Therefore, to start the HOLD operation in the level-sensitive mode, that the $\overline{\text{HOLD}}$ pin input is low (the HOLD operation request) must be recognized in program. This recognition is one of the two ways below:

- ① Testing $\overline{\text{HOLD}}$ (bit 0 of the status register)
- ② Applying the $\overline{\text{HOLD}}$ pin input also to the $\overline{\text{INT1}}$ pin to generate the external interrupt 1 request.

Example : To test $\overline{\text{HOLD}}$ to start the HOLD operation in the level-sensitive release mode (the warm-up time = $2^{14}/f_c$).

```

SHOLDH:  TEST   %IP0E, 0      ; Waits until  $\overline{\text{HOLD}}$  pin input goes low.
          B      SHOLDH
          LD     A, #1101B     ; OP10 ← 1101B
          OUT   A, %OP10
    
```




Figure 2-20. Level-sensitive Release Mode

b. Edge-sensitive release mode

In this mode, the HOLD operation is released at the rising edge of the $\overline{\text{HOLD}}$ pin input. This mode is used for applications in which a relatively short time program processing is repeated at a certain cycle. This cyclic signal (for example, the clock supplied from the low power dissipation oscillator). In the edge-sensitive release mode, even if the $\overline{\text{HOLD}}$ pin input is high, the HOLD operation is performed.

Example : To start the HOLD operation in the edge-sensitive release mode (the warm-up time = $2^{14}/f_c$).

```

          LD     A, #0101B     ; OP10 ← 0101B
          OUT   A, %OP10
    
```




Figure 2-21. Edge-sensitive Release Mode

Note. In the HOLD operation, the dissipation of the power associated with the oscillator and the internal hardware is lowered; however, the power dissipation associated with the pin interface (depending on the external circuitry and program) is not directly determined by the hardware operation of the HOLD feature.

This point should be considered in the system design and the interface circuit design. In the CMOS circuitry, little current flows when the input level is stable at the power voltage level (V_{DD}/V_{SS}); however, when the input level gets higher than the power voltage level (by approximately 0.3 to 0.5V), a current begins to flow. Therefore, if cutting off the output transistor at an I/O port (the open drain output pin with an input transistor connected) puts the pin signal into the high-impedance state, a current flow across the port's input transistor, requiring to fix the level by pull-up or other means.

(2) Releases the HOLD operating mode

The HOLD operating mode is released in the following sequence:

- ① The oscillator starts.
- ② Warm-up is performed to acquire the time for stabilizing oscillation. During the warm-up, the internal operations are all stopped. One of three warm-up times can be selected by program depending on the characteristics of the oscillator used.
- ③ When the warm-up time has passed, an ordinary operation restarts from the instruction next to instruction which starts the HOLD operation. At this time, the interval timer starts from the reset state "0".

Note. The warm-up time is obtained by dividing the basic clock by the interval timer, so that, if the frequency at clearing the HOLD operation is unstable, the warm-up time shown in Figure 5-1 includes an error. Therefore, the warm-up time must be handled as an approximate value.

The HOLD operation is also released by setting the $\overline{\text{RESET}}$ pin to the low level. In this case, the normal reset operation follows immediately.

Note. To release the HOLD operation at a low hold voltage, the following points must be considered:

To release the HOLD operation, the power voltage needs to be raised to the operating voltage level. If this is done, the $\overline{\text{RESET}}$ pin input, which is at the high level, also rises with the power voltage. In this case, if a time constant circuit or the like is externally attached, the rise of the $\overline{\text{RESET}}$ pin input voltage goes behind the rise of the power voltage. At this time, if the voltage level of the $\overline{\text{RESET}}$ pin input drops below the non-inverted high level input voltage of the $\overline{\text{RESET}}$ pin input (hysteresis input), the reset operation may occur.

2.7.6 SLOW Operating Mode

In the SLOW operating mode, the power consumption is reduced by operating the system on the low-frequency clock. For the details of this mode, refer to subsection "2.7.3 System Clock Controller".

2.8 INTERRUPT FUNCTION

(1) Interrupt Controller

There are 6 interrupt sources (2 external and 4 internal).

The prioritized multiple interrupt capability is supported.

The interrupt latches (IL₅ through IL₀) to hold interrupt requests are provided for the interrupt sources. Each interrupt latch is set to "1" when an interrupt request is made, asking the CPU to accept the interrupt. The acceptance of interrupt can be permitted or prohibited by program through the interrupt enable master flip-flop (EIF) and interrupt enable register (EIR). When two or more interrupts occurs simultaneously, the one with the highest priority determined by hardware is serviced first.

Sources		Priority	Interrupt latch	Permit conditions by program	Entry address
External	External interrupt 1 (INT1)	(High rank) 1	IL ₅	EIF = 1	0002 _H
Internal	Serial interface interrupt (ISIO)	2	IL ₄	EIF = 1, EIR ₃ = 1	0004 _H
	Timer/Counter 1 overflow interrupt (IOVF1)	3	IL ₃	EIF = 1, EIR ₂ = 1	0006 _H
	Timer/Counter 2 overflow interrupt (IOVF2)	4	IL ₂	EIF = 1, EIR ₁ = 1	0008 _H
	Interval timer interrupt (ITMR)	5	IL ₁		000A _H
External	External interrupt 2 (INT2)	(Low rank) 6	IL ₀	EIF = 1, EIR ₀ = 1	000C _H

Table 2-2. Interrupt Sources




Figure 2-22. Interrupt Controller Block Diagram

a. Interrupt enable master flip-flop (EIF)

The EIF controls the enable/disable of all interrupts. When this flip-flop is cleared to "0", all interrupts are disabled; when it is set to "1", the interrupts are enabled.

When an interrupt is accepted, the EIF is cleared to "0", temporarily disabling the acceptance of subsequent interrupts.

When the interrupt service program has been executed, the EIF is set to "1" by the execution of the interrupt return instruction [RETI], being put in the enabled state again.

Set or clear of the EIF in program is performed by instructions [EICLR IL,r] and [DICLR IL,r], respectively. The EIF is initialized to "0" during reset.

b. Interrupt enable register (EIR)

The EIR is a 4-bit register specifies the enable or disable of each interrupts except INT1. An interrupt is enabled when the corresponding bit of the EIR is "1", an interrupt is disabled when the corresponding bit of the EIR is "0". Bit 1 (EIR₁) of the EIR is shared by both IOVF2 and ITMR interrupts.

Read/write on the EIR is performed by executing [XCH A,EIR] instruction. The EIR is initialized to "0" during reset.

c. Interrupt latches (IL₅ through IL₀)

An interrupt latch is provided for each interrupt source. It is set to "1" when an interrupt request is made to ask the CPU for accepting the interrupt. Each latch is cleared to "0" upon acceptance of the interrupt. It is initialized to "0" during the reset.

The interrupt latches can be cleared independently by interrupt latch operation instructions ([EICLR IL,r], [DICLR IL,r], and [CLR IL,r]) to make them cancel interrupt requests or initialize by program. When the value of instruction field(r) is "0", the interrupt latch is cleared; when the value is "1", the IL is held. Note that the interrupt latches cannot be set by instruction.

Example 1 : To enable IOVF1, INT1, and INT2

```
LD      A,  #0101B      ; EIR←0101B
XCH     A,  EIR
EICLR   IL, 111111B    ; EIF←1
```

Example 2 : To set the EIF to "1" and to clear the interrupt latches except ISIO to "0".

```
EICLR   IL, 010000B    ; EIF←1, IL5←0, IL3-IL0←0
```

(2) Interrupt Processing

An interrupt request is held until the interrupt is accepted or the IL is cleared by reset or the interrupt latch operation instruction. The interrupt acknowledge processing is performed in 2 instruction cycles after the end of the current instruction execution (or after the timer/counter processing if any). The interrupt service program terminates upon execution of the interrupt return instruction [RETI].

The interrupt acknowledge processing consists of the following sequence:


- ① The contents of the program counter and the flags are saved on the stack.
- ② The interrupt entry address corresponding to the interrupt source is set to the program counter.
- ③ The status flag is set to "1".
- ④ The EIF is cleared to "0", temporarily disabling the acceptance of subsequent interrupts.
- ⑤ The IL for the accepted interrupt source is cleared to "0".
- ⑥ The instruction stored at the interrupt entry address is executed. (Generally, in the program memory space at the interrupt entry address, the branch instruction to each interrupt processing program is stored. Note that the interrupt entry address is assigned every 2-byte, so that the long branch instruction can not be stored in the program normally. The interrupt service program is assigned to the memory locations 0000_H through 0FFF_H.)

To perform the multi-interrupt, EIF is set to "1" in the interrupt service program, and the acceptable interrupt source is selected by the EIR. However, for the INT1 interrupt, the interrupt service is disabled under software control because it is not disabled by the EIR.

Example : The INT1 interrupt service is disabled under software control (Bit 0 of RAM [05H] are assigned to the disabled switch of interrupt service).

```

PINT1 : TEST 05H, 0 ; If RAM [05H]0 = 1, returns without the interrupt service
        B     SINT1
        RETI
SINT1 :  :
    
```



- Note 1. It is assumed that there is no other interrupt request and EIR = 0011_B.
- Note 2. The value r in the [EICLR IL, r] instruction is assumed as 1111_B.
- Note 3. [] denotes the execution of an instruction.

Figure 2-23. Interrupt Timing Chart (Example)

The interrupt return instruction [RETI] performs the following operations:

- ① Restores the contents of the program counter and the flags from the stack.
- ② Sets the EIF to "1" to provide the interrupt enable state again.

Note. When the time required for the interrupt service is longer than that for the interrupt request, only the interrupt service program is executed without executing the main program.

In the interrupt processing, the program counter and flags are automatically saved or restored but the accumulator and other registers (H or L register, DMB, DC, etc.) are not. If it is necessary to save or restore them, it must be performed by program as follows for example. To perform the multi-interrupt, the saving RAM area never be overlapped.

Example 1 : To save/restore accumulator and HL register pair.

```

XCH HL, GSAV1 ; RAM[GSAV1] ↔ HL
XCH A, GSAV1 + 2 ; RAM[GSAV1 + 2] ↔ Acc
Note. The lower 2 bits of GSAV1 should be "0's".
    
```

Example 2 : To save DMB to bit 0 of address GSAV2 in the RAM.

```

CLR GSAV2, 0 ; RAM[GSAV2] 0 ← 0
TEST DMB ; If DMB = 0 then skip
B SKIPS
SET GSAV2, 0 ; RAM[GSAV2] 0 ← 1
SKIPS:
    
```

Example 3 : Restore DMB from bit 0 of address GSAV3 in the RAM.

```

CLR   DMB      ; DMB←0
TEST  GSAV3, 0 ; If RAM [GSAV3] 0 = 0 then skip
B     SKIPR
SET   DMB      ; DMB←1
    
```

SKIPR:

(3) External Interrupt

When an external interrupt (INT1 or INT2) occurs, the interrupt latch is set at the falling edge of the corresponding pin input ($\overline{INT1}$ or $\overline{INT2}$). The INT1 interrupt cannot be disabled by the EIR, so that it is always accepted in the interrupt enable state (EIF = "1"). Therefore, INT1 is used for an interrupt with high priority such as an emergency interrupt. When R82 ($\overline{INT1}$) pin is used for the I/O port, the INT1 interrupt occurs at the falling edge of the pin input, so that the interrupt return [RET1] instruction must be stored at the interrupt entry address to perform dummy interrupt processing.

The INT2 interrupt can be enabled/disabled by the EIR.

Therefore, the INT2 interrupt occurs at the falling edge of the pin input when R80 ($\overline{INT2}$) pin is used for the I/O port.

But bit 0 of the EIR is only kept at "0" not accepting the interrupt request.

Because the external interrupt input is the hysteresis type, each of high and low level operation requires 2 or more instruction cycles for a correct interrupt operation.

※ The external interrupt through the rising edge.

The external interrupt pin through the rising edge is not prepared under hardware. When Timer/Counter are not used, the interrupt request signal can be applied to the Timer/Counter input pin by the event counter mode (count register is set to FFFH).

2.9 RESET FUNCTION

When the \overline{RESET} pin is held to the low level for at 3 or more instruction cycles when the power voltage is within the operating voltage range and the oscillation is stable, reset is performed to initialize the internal states.

When the \overline{RESET} pin input goes high, the reset is cleared and program execution starts from address 000H.

The \overline{RESET} pin is a hysteresis input with a pull-up resistor (220 kΩ typ.). Externally attaching a capacitor and a diode implement a simplified power-on-reset.




Figure 2-24. Simplified power-on-reset circuit

On-chip hardware	Initial value	On-chip hardware	Initial value
Program counter (PC)	0000H	Interval timer	"0"
Status flag (SF)	1	Output latch (I/O port or output ports)	Refer to "I/O circuitry"
Data memory bank selector (DMB)	0	Command register	Refer to the description of each relative command register.
Interrupt enable master flip-flop (EIF)	0		
Interrupt enable register (EIR)	0H		
Interrupt latch (IL)	"0"		

Table 2-3. Initialization of Internal States by Reset Action

2.9.1 Warm-Start

The warm-start capability to hold the data memory contents in the reset operation is not supported by hardware. However, it can be implemented by the following measures:

- ① Back up the voltage to be supplied to VDD pin.
- ② Apply to the $\overline{\text{HOLD}}$ pin the waveform synchronized with the power voltage variation.
- ③ Set the HOLD operating mode during the power is off.
- ④ Perform reset by using the output port of sink open drain (initial "Hi-Z") after releasing HOLD operation.
- ⑤ Apply to an input port the power-on detect signal, and skip the initialize routines such as clearing RAM.

Figure 6-2 shows Warm-start Circuit Example




Figure 2-25. Warm-start Circuit Example

3. PERIPHERAL HARDWARE FUNCTION


3.1 Ports

The 47C850 has 14 ports (52 pins) each as follows.

- ① K0 ; 4-bit input (shared with comparator inputs)
- ② P0, P1, P2 ; 4-bit output
- ③ P3 ; 4-bit output (shared with BEEP output)
- ④ R4, R5 ; 4-bit input/output
- ⑤ R6 ; 4-bit input/output
- ⑥ R7 ; 4-bit input/output (shared with the low-frequency resonator connection pins and the watchdog timer output)
- ⑦ R8 ; 4-bit input/output (shared with external interrupt request input and timer/counter input)
- ⑧ R9 ; 3-bit input/output (shared with serial ports)
- ⑨ RA, RB ; 4-bit input/output
- ⑩ KE ; 1-bit sense input (shared with hold request/release signal input)

Table 3-3 lists the port address assignments and the I/O instructions that can access the ports.

※ DTMF Receiver Analog Power Supply
 Noise in the DTMF analog power supply adversely affects the reception level of the DTMF receiver. To obtain a stable performance of the DTMF receiver, insert a bypass capacitor between VADD and VASS, as close to the device as possible.



3.1.1 I/O Timing

(1) Input timing

External data is read from an input port or an I/O port in the S3 state of the second instruction cycle during the input instruction (2-cycle instruction) execution. This timing cannot be recognized from the outside, so that the transient input such as chattering must be processed by program.




Figure 3-1. Input Timing

(2) Output timing

Data is output to an output port or an I/O port in the S4 state of the second instruction cycle during the output instruction (2-cycle instruction) execution.




Figure 3-2. Output Timing

3.1.2 I/O Ports

(1) Port K0 (K03~K00)

The 4-bit input port. Port K0 is shared with the A/D converter (comparator) input. The K0 port input selector (OP17) determines whether this port is to be used for digital or comparator input. The most significant bit of the K0 port input selector is set to "1" for digital input and to "0" for comparator input.

The K0 port input selector is initialized to "0" during reset.

Port K0 (Port address IP00)

3	2	1	0
K03 (CIN3)	K02 (CIN2)	K01 (CIN1)	K00 (CIN0)




Figure 3-3. Port K0

(2) Ports P0 (P03-P00)

Ports P0 and P3 are 4-bit output ports with latch. The latch is initialized to "0" during reset. When an input instruction is executed, the latch data are read as the port P3 but the port P0.

Port P0 (Port address OP00)

3	2	1	0
P03	P02	P01	P00




Figure 3-4. Ports P0

(3) Ports P1 (P13 - P10) and P2 (P23 - P20)

Ports P1 and P2 are 4-bit high current output ports which can directly drive LEDs, with 4-bit latches. When an input instruction is executed, the latch data is read in these ports. The latch is initialized to "1" during reset. They can be accessed separately at port addresses OP01/IP01 and OP02/IP02. Additionally, 8-bit data can be set to these ports (the upper 4 bits to port P2, the lower 4 bits to port P1) by using the 5-bit to 8-bit data conversion instruction [OUTB @HL].

Example 1: To output immediate value "5" to port P1.

```
OUT #5, %OP01 ; Port P1←5
```

Example 2: To read the latch data from port P2 to store it in the accumulator

```
IN %IP02, A ; Acc←Port P2
```

Example 3: To read, from ROM, the 8-bit data corresponding to the 5 bits obtained by linking the content (1 bit) of the carry flag with the contents (4 bits) of at address 90_H in RAM to output the 8-bit data to ports P2 and P1.

```
LD HL, #90H ; HL←90H (Sets the RAM address)
```

```
OUTB @HL ; Port P2, P1←ROM data
```

Port Address (**)	Port		Input/Output instruction							
	Input (IP**)	Output (OP**)	IN %p, A IN %p, @HL	OUT A, %p OUT @HL, %p	OUT #k, %p	OUTB @HL	SET %p, b CLR %p, b	TEST %p, b TESTP %p, b	SET @L CLR @L TEST @L	
00H	K0 input port (A/D converter input)	P0 output port (Note 3)	○	○	○	-	-	○	-	
01	P1 output latch	P1 output port	○	○	○	○ (Note 2)	○	○	-	
02	P2 output latch	P2 output port	○	○	○	○	○	○	-	
03	P3 output latch	P3 output port (BEEP output)	○	○	○	○	○	○	-	
04	R4 input port	R4 output port	○	○	○	-	○	○	○	
05	R5 input port	R5 output port	○	○	○	-	○	○	○	
06	R6 input port	R6 output port	○	○	○	-	○	○	○	
07	R7 input port	R7 output port	○	○	○	-	○	○	○	
08	R8 input port	R8 output port	○	○	○	-	○	○	○	
09	R9 input port	R9 output port	○	○	○	-	○	○	-	
0A	RA input port	RA output port	○	○	○	-	○	○	-	
0B	RB input port	RB output port	○	○	○	-	○	○	-	
0C	DTMF receiver status input	DTMF receiver circuit control	○	-	-	-	-	-	-	
0D	DTMF receiver data input	DTMF receiver data input	○	○	○	-	-	-	-	
0E	Status input (Note 4)	Status input	○	-	-	-	-	-	-	
0F	Serial receive buffer	Serial receive buffer	○	○	○	-	-	-	-	
10H	Undefined	Undefined	-	○	-	-	-	-	-	
11	Undefined	Hold operating mode control	-	-	-	-	-	-	-	
12	Undefined	BEEP output frequency set	-	○	-	-	-	-	-	
13	Undefined	BEEP output control	-	○	-	-	-	-	-	
14	Undefined	Watchdog timer control	-	-	-	-	-	-	-	
15	Undefined	System clock control	-	○	-	-	-	-	-	
16	Undefined	K0 port input selector	-	○	-	-	-	-	-	
17	Undefined	A/D converter input control	-	○	-	-	-	-	-	
18	Undefined	Interval timer interrupt control	-	○	-	-	-	-	-	
19	Undefined	Timer/counter 1 control	-	-	-	-	-	-	-	
1A	Undefined	Timer/counter 2 control	-	-	-	-	-	-	-	
1B	Undefined	Serial interface control 1	-	○	-	-	-	-	-	
1C	Undefined	Serial interface control 2	-	○	-	-	-	-	-	
1D	Undefined	Undefined	-	-	-	-	-	-	-	
1E	Undefined	Undefined	-	-	-	-	-	-	-	
1F	Undefined	Undefined	-	-	-	-	-	-	-	

Note 1 "—" means the reserved state. Unavailable for the user programs.

Note 2 The 5-bit to 8-bit data conversion instruction [OUTB @HL], automatic access to ports P1 and P2.

Note 3 As concerns the port address "00". In and TEST instructions operate port K0, and out instruction operates port P0.

Note 4 The status input of serial interface, clock generator, and HOLD (KE0) pin.

Table 3-1. Port Address Assignments and Available I/O Instructions




Figure 3-5. Ports P1, P2

(4) Port P3 (P33~P30)

The 4-bit output with a latch. The latch is initialized to "1" during reset. The P30 pin and the P31 pin are also used for BEEP output.




Figure 3-6. Port P3

(5) Ports R4 (R43 - R40), R5 (R53 - R50), R6 (R63 - R60), R7 (R73 - R70)

These ports are 4-bit I/O ports with a latch. When used as an input port, the latch must be set to "1". The latch is initialized to "1" during reset.

These 4 ports (16 pins) can be set, cleared, and tested for each bit as specified by L register indirect addressing bit manipulation instructions [SET @L], [CLR @L], and [TEST @L]. Table 3-2 lists the pins (I/O ports) that correspond to the L register contents.

Example: To clear R43 pin as specified by the L register indirect addressing bit manipulation instruction.

```
LD    L, #0011B ; Set R43 pin address to L register
CLR  @L         ; R43←0
```

L register				Pin
3	2	1	0	
0	0	0	0	R40
0	0	0	1	R41
0	0	1	0	R42
0	0	1	1	R43

L register				Pin
3	2	1	0	
0	1	0	0	R50
0	1	0	1	R51
0	1	1	0	R52
0	1	1	1	R53

L register				Pin
3	2	1	0	
1	0	0	0	R60
1	0	0	1	R61
1	0	1	0	R62
1	0	1	1	R63

L register				Pin
3	2	1	0	
1	1	0	0	R70
1	1	0	1	R71
1	1	1	0	R72
1	1	1	1	R73

Table 3-2. Relationship between L register contents and I/O port bits

(6) Port R8 (R83 - R80)

Port R8 is a 4-bit I/O port with a latch. When used as an input port, the latch must be set to "1". The latch is initialized to "1" during reset. Port R8 is shared by the external interrupt request input pin and the timer/counter input pin. To use this port for one of these functional pins, the latch should be set to "1". To use it for an ordinary I/O port, the acceptance of external interrupt must be disabled or the event counter/pulse width measurement modes of the timer/counter must be disabled.

Note. When R82 ($\overline{\text{INT1}}$) pin is used for an I/O port, external interrupt 1 occurs upon detection of the falling edge of pin input, and if the interrupt enable master flip-flop is enabled, the interrupt request is always accepted, so that a dummy interrupt processing must be performed (only the interrupt return instruction [RETI] is executed).
 With R80 ($\overline{\text{INT2}}$) pin, external interrupt 2 occurs like R82 but bit 0 of the interrupt enable register is only kept at "0", not accepting the interrupt request.




Figure 3-10. Port R8

(7) Port R9 (R92 - R90)

Port R9 is a 3-bit I/O port with latch. When used as an input, the latch must be set to "1". The latch is initialized to "1" during reset. Port R9 is shared with the serial port. To use port R9 for the serial port, the latch should be set to "1". To use port R9 for an ordinary I/O port, the serial port must be disabled. Although R93 pin does not exist actually, execution of the set or clear instruction for R93 ([SET %OP09,3] or [CLR %OP09,3]) affects the operation of the internal CPU. Therefore, these instructions should not be execution on R93. However, other instructions may be used, in which an uncertain value is read upon execution of an input instruction.




Figure 3-11. Port R9

(8) Ports RA (RA3-RA0), RB (RB3-RB0)

These ports are 4-bit I/O ports with latch. The latch is initialized to "1" during reset. When used as input port, the latch should be set to "1".




Figure 3-12. Ports RA, RB

(9) Port KE ($\overline{KE0}$), Port K10 ($\overline{K103}$)

Port KE or Port K10 is a 1-bit sense input port shared by the hold request/release signal input pin (\overline{HOLD}). This input port is assigned to the least significant bit of port address IP0E or the most significant bit of port address IP10 and both input data is processed as the data with inverted polarity. For example, if an input instruction is executed with the pin on the high level, "0" is read. Note that $\overline{KE0}$ port cannot be used in the dual-clock mode

Example: To wait until $\overline{KE0}$ pin goes low. (in single clockmode.)

```

SWAIT : TEST   %IP0E, 0 ; Waits if  $\overline{KE0}$  pin = "L".
      B       SWAIT
    
```




Figure 3-13. Port KE

3.2 Interval Timer

3.2.1 Configuration of Interval Timer

The interval timer consists of a 19-stage binary counter with a divide-by-3 prescaler. The source clock to the interval timer and its input stage depend on the operating mode as shown below.

During reset, the binary counter is cleared to "0". However, the prescaler is not cleared.




Figure 3-14. Configuration of Interval Timer

3.2.2 Functions of Interval Timer

The interval timer provides the following functions:

- ① The timer to generate an interrupt of fixed frequency
- ② Generation of internal pulse for timer/counters
- ③ Generation of internal serial clock for a serial interface
- ④ Generation of warm-up time at release of the hold operating mode
- ⑤ Generation of source clock for a watchdog timer


3.2.3 Interval Timer Interrupt (ITMR)

The interval timer can be used to generate an interrupt with a fixed frequency. An interval timer interrupt is controlled by the command register (OP19). And the command register (OP19) is initialized to "0" during reset. An interval timer interrupt is generated at the first rising edge of the binary counter output after the command has been set. The interval timer is not cleared by command, so that the first interrupt may occur earlier than the preset interrupt period.

Example: To set the interval timer interrupt frequency to $fc/2^{15}$ [Hz](Single clock mode)

```
LD      A, #0110B ; OP19 ← 0110B
OUT     A, %OP19
```


Interval timer interrupt control command register (Port address OP19)



(a) Command register

Single clock mode	Dual clock mode	At $fc = 4.194304\text{MHz}$, $fs = 32.768\text{kHz}$
$fc / 2^{11}$ [Hz]	$fs / 2^4$ [Hz]	2048 Hz
$fc / 2^{13}$	$fs / 2^6$	512
$fc / 2^{15}$	$fs / 2^8$	128
$fc / 2^{17}$	$fs / 2^{10}$	32

(b) Example of interrupt frequency

Figure 3-15. Interval Timer Interrupt Command Register

3.3 Timer/Counters (TC1, TC2)

The 47C850 contains two 12-bit timer/counters. RAM addresses are assigned to the count register in unit of 4 bits, permitting the initial value setting and counter reading through the RAM manipulation instruction.

When the timer/counter is not used, the mode selection may be set to "stopped" to use the RAM at the address corresponding to the timer/counter for storing the ordinary use-processed data.




Figure3-16. The Count Registers of the Timer/Counters (TC1, TC2)

3.3.1 Functions of Timer/Counters


The timer/counters provide the following functions:

- ① Event counter
- ② Programmable timer
- ③ Pulse width measurement

3.3.2 Control of Timer/Counters

The timer/counters are controlled by the command registers. The command register is accessed as port address OP1C for timer/counter 1, and port address OP1D for timer/counter 2. These registers are initialized to "0" during reset.

Timer/counter 1 control command register (port address OP1C)




TC1MS	Mode select
-------	-------------

- 00 : Stopped
- 01 : Event counter mode
- 10 : Timer mode
- 11 : Pulse width measurement mode

IPR1	Internal pulse rate (interval timer output) select		
	Single clock mode	Dual clock mode	
	┌ Normal 1 ─┐	┌ Normal 2 ─┐	┌ SLOW ─┐
00 :	$fc / 2^6$ [Hz]	$fc / 2^6$ [Hz]	Reserved
01 :	$fc / 2^8$	$fs / 2$	Reserved
10 :	$fc / 2^{10}$	$fs / 2^3$	Reserved
11 :	$fc / 2^{14}$	$fs / 2^7$	$fs / 2^7$ [Hz]

Timer/counter 2 control command register (port address OP1D)



TC2MS	Mode select
-------	-------------

- 00 : Stopped
- 01 : Event counter mode
- 10 : Timer mode
- 11 : Pulse width measurement mode

IPR2	Internal pulse rate (interval timer output) select		
	Single clock mode	Dual clock mode	
	┌ Normal 1 ─┐	┌ Normal 2 ─┐	┌ SLOW ─┐
00 :	$fc / 2^{10}$ [Hz]	$fs / 2^3$ [Hz]	Reserved
01 :	$fc / 2^{14}$	$fs / 2^7$	$fs / 2^7$ [Hz]
10 :	$fc / 2^{18}$	$fs / 2^{11}$	$fs / 2^{11}$
11 :	$fc / 2^{22}$	$fs / 2^{15}$	$fs / 2^{15}$

Note fc ; High-frequency clock [Hz]
 fs ; Low-frequency clock [Hz]

Figure 3-17. Timer/Counter Control Command Register

The timer/counter increments at the rising edge of each count pulse. Counting starts with the first rising edge of the count pulse generated after the command has been set. Count operation is performed in 1 instruction cycle after the current instruction execution, during which the execution of a next instruction and the acceptance of an interrupt are delayed. If counting is requested by both TC1 and TC2 simultaneously, the request by TC1 is preferred. The request from TC2 is accepted in the next instruction cycle. Therefore, during a count operation, the apparent instruction execution speed drops as counting occurs more frequently. The timer/counter causes an interrupt upon occurrence of an overflow (a transition of the count value from FFF_H to 000_H). If the timer/counter is during the interrupt enabled state and the overflow interrupt is accepted immediately after its occurrence, the interrupt is processed in the sequence shown in Figure 3-18. Note that counting continues if there is a count request after overflow occurrence.




Figure 3-18. Timer/Counter Overflow Interrupt Timing

(1) Event counter mode

In the event counter mode, the timer/counter increments at each rising edge of the external pin (T1, T2) input. T1, T2 pins are shared by R83, R81 pins. Output latch of R83, R81, are set to "1" when used as timer/counter input. Also output latch is initialized "1" during reset. The maximum applied frequency of the external pin input is $f_c/32$ for the 1-channel operation; for the 2-channel operation, the frequency is $f_c/32$ for TC1 and $f_c/40$ for TC2. The apparent instruction execution speed drops most to $(9/11) \times 100 = 82\%$ when TC1 and TC2 are operated at the maximum applied frequency because the count operation is inserted once every 4 instruction cycles for TC1 and every 5 instruction cycles for TC2. For example, the instruction execution speed of $2.23\mu s$ drops to $4.06\mu s$.

Example: To operate TC2 in the event counter mode.

```
LD    A, #0100B    ; OP1D ← 01**B
OUT   A, %OP1D
```




Figure 3-19. Event Counter Mode Timing Chart

(2) Timer mode

In the timer mode, the timer/counter increments at the rising edge of the internal pulse generated from the interval timer. One of 4 internal pulse rates can be selected by the command register. The selected rate can be initially set to the timer/counter to generate an overflow interrupt in order to create a desired time interval.

When an internal pulse rate of $f_c/2^{10}$ is used, a count operation is inserted once every 128 instruction cycles, so that the apparent instruction execution speed drops by $(1/127) \times 100 =$

0.8%. For example, the instruction execution speed of $2.23\mu s$ drops to $2.248\mu s$. In the timer mode, R83 (T1) and R81 (T2) pins provide the ordinary I/O ports.

Example: To generate an overflow interrupt (at $f_c = 3.58$ MHz) by TC1 after 100 ms.

```
LD    HL, #0F4H      ; TC1 ← EA2H (Setting of count register)
ST    #2, @HL+
ST    #A, @HL+
ST    #0EH, @HL+
LD    A, #1010B     ; OP1C ← 1010B (Timer mode rate  $f_c/2^{10}$ )
OUT   A, %OP1C
LD    A, #0100B     ; EIR ← 0100B (Enables interrupt)
XCH  A, EIR
EICLR IL, 110111B  ; EIF ← 1, IL3 ← 0
```




Figure 3-20. Timer Mode Timing Chart

※ Calculating the initial value of the count register

$$2^{12} - (\text{interrupt setting time}) \times (\text{internal pulse rate})$$

For example, to generate an overflow interrupt after 100 ms at $f_c = 3.58$ MHz with the internal pulse rate of $f_c/2^{10}$, set the following value to the count register as the initial value:

$$2^{12} - (100 \times 10^{-3}) \times (3.58 \times 10^6 / 2^{10}) = 3746 \text{ (EA2H)}$$

Internal pulse rate	Max.setting time	At $f_c = 4.194304\text{MHz}$	
		Internal pulse rate	Max.setting time
$f_c / 2^6$ [Hz]	$2^{18} / f_c$ [s]	65536 [Hz]	0.0625 [s]
$f_c / 2^8$	$2^{20} / f_c$	16384	0.25
$f_c / 2^{10}$	$2^{22} / f_c$	4096	1
$f_c / 2^{14}$	$2^{26} / f_c$	256	16
$f_c / 2^{18}$	$2^{30} / f_c$	16	256
$f_c / 2^{22}$	$2^{34} / f_c$	1	4096

Table 3-3. Internal Pulse Rate Selection

(3) Pulse width measurement mode

In the pulse width measurement mode, the timer/counter increments with the pulse obtained by sampling the external pins (T1,T2) by the internal pulse. As shown in Figure 3-21, the timer/counter increments only while the external pin input is high. The maximum applied frequency to the external pin input must be one that is enough for analyzing the count value by program. Normally, a frequency sufficient slower than the internal pulse ratesetting is applied to the external pin.




Figure 3-21. Pulse Width Measurement Mode Timing Chart

3.4 Watchdog Timer (WDT)

The watchdog timer capability is provided to quickly detect the CPU malfunction such as endless looping caused by noises or the like, and restore the CPU to the normal state.

The watchdog timer output appears on R71 (\overline{WTO}) pin as the malfunction detect signal. To use the WDT, the output latch of R71 must be set to "1" (during reset, it is set to "1"). Note that, the WDT is disabled during reset. Connecting the \overline{WTO} pin and the \overline{RESET} pin resets malfunction.

3.4.1 Configuration of Watchdog Timer

The WDT consists of 10 binary counters, a flip-flop, and a controller. Source input clock of binary counters is $f_c/2^7$ [Hz] or f_s [Hz]. Table 3-8. shows watchdog timing detection time and operating mode (detection time of watchdog timer) .

The flip-flop is set to "1" during reset, and cleared to "0" on the rising edge of the binary counter output.




Figure 3-22. Configuration of Watchdog Timer

3.4.2 Control of Watchdog Timer

The WDT is controlled by the command register (OP15). The command register is initialized to "1000_B" during reset.

To detect the CPU malfunction by the WDT:

- ① Set the WDT detection time, and clear the binary counters.
- ② Enable the WDT.
- ③ Clear the binary counters within WDT detection time that was set in ①. If a CPU malfunction occurs, preventing the binary counters from being cleared, the flip-flop is cleared to "0" on the rising edge of the binary counter output, making the malfunction detection signal active.

If the output latch of R71 is "1" at this time, the \overline{WTO} output goes low.

Example : To enable the with detection time of $63 \times 2^{15}/f_c$ [s]

	LD	A, #0010B	; OP15 ← 0010 _B	(Set WDT detection time, clear
	OUT	A, %OP15		binary counters)
	LD	A, #1110B	; OP15 ← 1110 _B	(Enable WDT)
Within WDT detection timer	OUT	A, %OP15		
	⋮			
	⋮			
	⋮			
	LD	A, #0110B	; OP15 ← 0110 _B	(Clear binary counters)
	OUT	A, %OP15		
	⋮			
	⋮			

Note. It is necessary to clear the binary counter prior to enabling watchdog timer. Further, the Watchdog Timer should be disable by program during warm-up time from SLOW operating mode to Normal-2 operating mode.

Watchdog timer control command register (port address OP15)




Figure3-23. Watchdog Timer Control Command Register

TWT	Normal 1 operation mode	Normal 2 operation mode (Interval timer input)		SLOW operation mode
		$f_c / 2^7$ [Hz]	f_s [Hz]	
00	$3 \times 2^{15} / f_c$ [s]		$3 \times 2^8 / f_s$ [s]	
01	$15 \times 2^{15} / f_c$		$15 \times 2^8 / f_s$	
10	$63 \times 2^{15} / f_c$		$63 \times 2^8 / f_s$	
11	$511 \times 2^{15} / f_c$		$511 \times 2^8 / f_s$	

Table 3-3. Watchdog Timing detection time

3.5 Comparator Input

It's composed of 4-bit D/A converter, comparator and control circuit. Analog input level (CIN0-CIN3) can be detected as 16-stage by setting reference voltage.

The comparator input can also be used as K0 port (digital input). To use as K0 port, set the port address OP17 to "1***".

3.5.1 Circuit of Comparator Input




Figure 3-24. Comparator Input Circuit

3.5.2 Control of Comparator Input




Figure 3-25. Command Register

Reference voltage (Vref.) is set by command register (port address OP18), and it is determined by the following form.

$$V_{REF} = V_{DD} \times (n + 1) / 16 [V] \quad (n = 0 \sim 15)$$

After initialization sequence, 4-channel comparator inputs continue comparison operation successively.

Since 2-instruction cycles are required to complete comparison of 1-channel, it is necessary to wait for 8-instruction cycles after setting a reference voltage to read data form the comparator.

When analog input voltage is higher than reference voltage, comparator data latch is set to "1".

At the initialization sequence, OP18 is set to "0".

Note. When the comparator input is selected, the comparator consumes typically 700μa current at VDD = 5V. To reduce the power consumption, K0 port should be set to digital mode. In the HOLD mode, the comparator current is automatically cut off by hardware.

OP18				Vref. [V]
3	2	1	0	
0	0	0	0	0.31
0	0	0	1	0.62
0	0	1	0	0.94
0	0	1	1	1.25
0	1	0	0	1.56
0	1	0	1	1.87
0	1	1	0	2.19
0	1	1	1	2.50
1	0	0	0	2.81
1	0	0	1	3.12
1	0	1	0	3.44
1	0	1	1	3.75
1	1	0	0	4.06
1	1	0	1	4.37
1	1	1	0	4.69
1	1	1	1	5.00

Table 3-4. Reference Voltage

3.6 BEEP Output Circuit

BEEP output circuit generates square wave in the audible frequency range. This circuit can make use the key input confirmation tone and the bell tone for telephone applications.

$\overline{\text{BEEP0}}$ and $\overline{\text{BEEP1}}$ output pins are shared by the P30 and P31 output. To output BEEP, select BEEP using OC1 or OC2 of the BEEP control register (OP13) and enable output with POC.

3.6.1 Configuration of BEEP Output Circuit

Figure 3-24 shows configuration of the BEEP output circuit. The clock pulse of BEEP output circuit is supplied by a timing generator. BEEP output is controlled by frequency selection and output enable/disable setting.




Figure 3-26. BEEP Output Circuit

3.6.2 Control of BEEP Output

The output frequency is set by Command register (port address OP12). The output frequency is illustrated in Table 3-5. BEEP output changes to "H" level when any other data ("B" ~ "F") are set (OP12).

OP12				Output freq. [Hz]
3	2	1	0	
0	0	0	1	200
0	0	1	0	400
0	0	1	1	595
0	1	0	0	799
0	1	0	1	999
0	1	1	0	1216
0	1	1	1	1398
1	0	0	0	1645
1	0	0	1	1748
1	0	1	0	1998

Table 3-5. Output Frequency




Figure 3-27. BEEP Output Control Command Register

3.7 DTMF Receiver

The 47C850 has a built-in DTMF receiver (equivalent to the TC35300BP) which extracts DTMF signals from among the dialing signals received on the circuits of tone dialing type telephones and converts them to 4-bit codes.

A differential amplifier is built into the signal input portion section for connecting a balance circuit and adjusting the reception level. The acquisition time is set with the software.

(DTMF: Dual Tone Multi-Frequency)

3.7.1 DTMF Receiver Configuration

The DTMF receiver consists of a band pass filter which passes only the signal band used for DTMF, a signal decision circuit that determines which signals in the frequency detected high and low groups are valid DTMF signals and converts them to 4-bit codes, and a bias circuit.




Figure 3-28. DTMF Receiver

(1) Band Pass Filter

The band pass filter consists of a high-precision switched capacitor configured with an anti-aliasing filter, and band pass filters which pass only the low and high groups.

The anti-aliasing filter attenuates the components around 400kHz to prevent detection of the wrong tone. The high and low band pass filters eliminate unnecessary signal components.

(2) Bias Circuit

The bias circuit controls the bias in analog circuits such as filters and adjusts the reception level.

Setting RE (bit 0 of the command register OP0D) to "1" applies bias to all analog circuits and places the DTMF receiver in operating status. Several tens of milliseconds are required for the analog circuits to stabilize so, after setting RE, wait at least 100ms before starting the decision operation.

The reception level can be adjusted as with the TC35300BP. Figure 3-27 shows a typical connection for the balance circuit. The gain of the operational amplifier in the next stage is determined as follows:

$$(Gain) = 20 \times \log \frac{R5}{R1}$$




Figure 3-29. The Typical Connection for the Balance Circuit

(3) Signal Decision Circuit and Decision Operation

The signal decision circuit determines whether or not the various high and low group signals are valid, sets EST to "1" when a signal is valid and converts to codes corresponding to the DTMF digit.

After it has been confirmed that EST is set to "1", setting STT to "1" sends the conversion data (codes) to the DTMF data register. Since the completion of conversion cannot be monitored by the hardware, the acquisition time is set with the software.

The last valid tone pair received by the DTMF data register is latched. Clearing RE to "0" puts the DTMF receiver in standby status, but the values in the DTMF data register are hold.

3.7.2 DTMF Receiver Control

The DTMF receiver is controlled by the command register (OP0D), status register (IPOC) and DTMF data register (IPOD).

(1) DTMF Receiver Control (OP0D)

The DTMF receiver operation is enabled and the conversion data in the DTMF data register are revised. STT is not cleared by the hardware.

(2) DTMF Receiver Status (IPOC)

The DTMF receiver flag (EST) is a 1-bit flag which indicates whether or not a detected tone pair is valid. This flag is set to "1" when both the frequency detected high and low group signals are valid and is cleared to "0" when the signal detected is not a DTMF signal or no signal is detected.

(3) DTMF Data Register (IP0D)

This register stores the conversion data corresponding to the valid DTMF signals and always holds the code received last.

Table 3-6 shows the DTMF dialing matrix and Table 3-7 shows telephone circuit dial keys and tone frequencies which correspond to the converted codes.

	Tone register	Tone freq. (Hz)
1 2 3 A	ROW0	697
4 5 6 B	ROW1	770
7 8 9 C	ROW2	852
* 0 # D	ROW3	941
	COL3	1633
	COL2	1477
	COL1	1336
	COL0	1209

Table 3-6. DTMF DIALING MATRIX

DTMF Receiver Control

(Port address : OP0D Initial : **00)




Figure 3-30. Command Register

DTMF Receiver Status

(Port address : IPOC)




Figure 3-31. Status Register

ROW tone [Hz]	COLUM tone [Hz]	Dial key symbol	EST (IPOC)	DTMF receiver data (IP0D)			
				D3	D2	D1	D0
697	1209	1	1	0	0	0	1
697	1336	2	1	0	0	1	0
697	1477	3	1	0	0	1	1
770	1209	4	1	0	1	0	0
770	1336	5	1	0	1	0	1
770	1477	6	1	0	1	1	0
852	1209	7	1	0	1	1	1
852	1336	8	1	1	0	0	0
852	1477	9	1	1	0	0	1
941	1336	0	1	1	0	1	0
941	1209	*	1	1	0	1	1
941	1477	#	1	1	1	0	0
697	1633	A	1	1	1	0	1
770	1633	B	1	1	1	1	0
852	1633	C	1	1	1	1	1
941	1633	D	1	0	0	0	0
-	-	ANY	0	*	*	*	*

Note. *; don't care

Table 3-7. Telephone Circuit Dial Keys and Tone Frequencies which Correspond to the DTMF Data

3.8 Serial Interface (SIO)

The 47C850 have a serial interface with an 8-bit buffer. 4-bit/8-bit transfer mode can be selected. In the 8-bit transfer mode, data may be transmitted and received simultaneously. The serial interface is connected to the external device via 3 pins (the serial port): R92 (\overline{SCK}), R91 (SO), and R90 (SI). The serial port is shared by port R9. For the serial port, the output latch of port R9 must be set to "1". In the transmit mode, R90 pin provides the I/O port; in the receive mode, R91 pin provides the I/O port.

3.8.1 Configuration of Serial Interface

Figure 3-29. shows configuration of serial interface.




Figure 3-32. Configuration of Serial Interface

3.8.2 Control of Serial Interface

The serial interface is controlled by command registers (OP1E, OP1F). The operating states of the serial interface can be monitored by the status register (IPOE).

Serial interface status register (Port address IPOE).

3	2	1	0
SIOF	SEF	(SMF)	(HOLD)
SIOF	Monitor serial transfer operation state		
0: Transfer is terminated			
1: Transfer is in progress			
SEF	Monitors shift operation status		
0: Shift operation is terminated			
1: Shift operation is in progress			

Figure 3-33. Serial Interface Status Register

Serial interface control command register1 (port address OP1E)

3	2	1	0	(Initial value 0001)
INH	SBIT	CKR		

INH	Forcible stop of serial transfer
0	: Transfer continue
1	: Automatically clearing after stopped

SBIT	Transfer bit number
0	: 4-bit serial transfer
1	: 8-bit serial transfer

CKR	Select serial clock frequency		
	Single clock mode	Dual clock mode	
	<input type="checkbox"/> Normal 1	<input type="checkbox"/> Normal 2	<input type="checkbox"/> SLOW
00	: $f_c / 2^6$ [Hz]	$f_c / 2^6$ [Hz]	Reserved
01	: $f_c / 2^7$	$f_c / 2^7$	Reserved
10	: $f_c / 2^9$	$f_s / 2^2$	Reserved
11	: $f_c / 2^{12}$	$f_s / 2^5$	$f_s / 2^5$ [Hz]

Note. f_c ; High-frequency clock [Hz]

Serial interface control command register 2 (port address OP1F)

3	2	1	0	(Initial value 0000)
ESIO	RM	LM	ECKM	

ESIO	Instructs serial transfer start/end
0	: Instructs serial transfer end
1	: Instructs serial transfer start

RM	Select transfer mode	
	<input type="checkbox"/> 4 bit transfer	<input type="checkbox"/> 8 bit transfer
0	: Transmit mode	Transmit mode
1	: Receive mode	Transmit/Receive mode

LM	Select shift edge
0	: Shift at the trailing edge of serial clock
1	: Shift at the leading edge of serial clock

ECKM	Select shift clock
0	: Internal clock (output to \overline{SCK} pin)
1	: External clock (input from \overline{SCK} pin)

Note. When setting the transfer mode, ESIO must be "0"

Figure 3-34. Serial Interface Control Command Register

(1) Serial clock

For the serial clock, one of the following can be selected according to the contents of the command registers:

a. Clock source selection

① Internal clock

The serial clock frequency is selected by command register.

The serial clock is output on the \overline{SCK} pin. Note that the start of transfer, the \overline{SCK} pin output goes high. This device provides the wait function in which the shift is not occurred until these processings are completed.

The highest transfer rate based on the internal clock is 93750 bits/second (at $f_c = 6$ MHz).

② External clock

The signal obtained by the clock supplied to the \overline{SCK} pin from the outside is used for the serial clock. In this case, the output latch of R92 (\overline{SCK}) must be set to "1" beforehand. For the shift operation to be performed correctly, each of the serial clock high and low levels needs 2 instruction cycles or more to be completed.

b. Shift edge selection

① Leading edge

Data is shifted at the leading edge (the falling edge of \overline{SCK} pin input) of the serial clock.

② Trailing edge

Data is shifted at the trailing edge (the rising edge of \overline{SCK} pin input) of the serial clock. However, in the transmit mode, the trailing-edge shift is not supported.

(2) Transfer bit number

SBIT (bit 2 of the command register 1) can select 4-bit/8-bit serial transfer.

a. 4-bit serial transfer

In this mode, transmission/reception is performed on 4-bit basis. ISIO interrupt is generated every 4-bit transfer. Transmit/receive data is written/read by accessing the buffer register (OP0F/IP0F) respectively.

b. 8-bit serial transfer

In this mode, transmission/reception is performed on 8-bit basis. ISIO interrupt is generated every 8-bit transfer. Transmit /receive data is written / read by accessing the buffer register (OPP0F / IP0F) twice.

At the first access after setting transfer mode or generating the interrupt request, the write/read operation of lower 4-bit is performed to from the buffer register. At the second access, that of upper 4-bit is performed.

(3) Transfer modes

Selection between the transmit mode and the receive mode is performed by RM (bit 2 of the command register2).

a. Transmit mode

The transmit mode is set to the command register than writes the first transmit data (4 bits or 8 bits) is written to the buffer register (OP0F). (If the transmit mode is not set, the data is not written to the buffer register). In the 8-bit transfer mode, the 8-bit data is wirtten by accessing the buffer register (OP0F) twice. The transmit data is written after the 8-bit transfer mode is set or an interrupt request occurs: the lower 4 bits are written by the first access and the upper 4 bits by the next access. Then, setting ESIO to "1" starts transmission. The transmit data is output to the SO pin in synchronization with the serial clock from the LSB side sequentially. When the LSB is output, the transmit data is moved from the buffer register to the shift register. When the buffer register becomes empty, the buffer empty interrupt (ISIO) to request for the next transmit data is generated. In the interrupt service program, when the nexttransmit data tis written o the buffer register, the interrupt request is reset.

In the operation based on the internal clock, if no more data is set after the transmission of the 4-bit or 8-bit data, the serial clock is stopped and the wait state sets in. In the operation based on the external clock, the data must be set in the buffer register by the time the next data shift operation starts. Therefore, the transfer rate is determined by the maximum delay time between the occurrence of the interrupt request and the writing of data to the buffer register by the interrupt serviced program.

To end transmission, ESIO is cleared to "0" instead of writing the next transmit data by the buffer empty interrupt service program. When ESIO is cleared, transmission stops upon termination of the currently shifted-out data. The transmission end can be known by the SIOF state (SIOF goes "0" upon transmission end). In the operation based on the external clock, ESIO must be cleared to "0" before the next data is shifted out. If ESIO is not cleared before, the transmission stops upon sending the next 4-bit or 8-bit data(dummy).

Example: To transmit (8-bit serial transfer) data stored in data memory (its address is specified by the HL register pair and the DMB) in synchronization with the internal clock (fc/27).

```
LD      A, #0101B ; OP1E ← 0101B (Sets the 8-bit serial transfer)
OUT     A, %OP1E
LD      A, #0010B ; OP1F ← 0010B (Sets the transmit mode)
OUT     A, %OP1F
OUT     @HL, %OP0F ; OP0F ← RAM [HL] (Writes the lower 4-bit data)
INC     L
OUT     @HL, %OP0F ; OP0F ← RAM [HL] (Writes the upper 4-bit data)
LD      A, #1010B ; ESIO ← 1 (Instructs transmission start)
OUT     A, %OP1F
```





Figure 3-35. Transmit Mode

b. Receive mode

At RM = 1 ; 4-bit receive mode is set when SBIT is cleared to "0", 8-bit simultaneous transmit/receive mode is set when SBIT is set to "1".

- 4-bit receive mode

Data can be received when ESIO is set to "1" after setting the receive mode to the command register. The data is put from the SI pin to the shift register in synchronization with the serial clock. Then the 4/8-bit data is transferred from the shift register to the buffer register (IP0F), upon which the (buffer full) interrupt (ISIO) to request for reading received data is generated. The receive data is read from the buffer register by the interrupt service program. When the data has been read, the interrupt request is reset and the next data is put in the shift register to be transferred to the buffer register. In the operation based on the internal clock, if the previous receive data has not been read from the buffer register at the end of capturing the next data, the serial clock is stopped and the wait operation is performed until the data has been read. In the operation based on the external clock, the shift operation is performed in synchronization with the externally-supplied clock, so that the data must be read from the buffer register before the next receive data is transferred to it. The maximum transfer rate in the external-clock-based operation is determined by the maximum delay time between the generation of interrupt request and the reading of receive data. In the receive mode, the shift operation may be performed at either the leading edge or the trailing edge. In the leading edge shift operation, data is captured at the leading edge of the serial clock, so that the first shift data must be put in the SI pin before the first serial clock is applied at the start of transfer.

Example: To instruct the receive start operation with the 4-bit serial transfer, internal clock and leadingedge shift (with the interrupt enable register already set).

```
LD      A, #0000B      ; OP1E ← 0000B (Sets the 4-bit serial transfer)
OUT     A, %OP1E
LD      A, #0110B      ; OP1F ← 0110B (Sets the receive mode)
OUT     A, %OP1F
EI                               ; EIF ← 1 (Enables interrupt)
LD      A, #1110B      ; ESIO ← 1 (Instructs reception start)
OUT     A, %OP1F
```

To end the receive operation, ESIO must be cleared to "0". When ESIO is cleared, the completion of the transfer of the current 4-bit data to the buffer register terminates the receive operation. To confirm the end of the receive operation by program, SIOF (bit 3 of the status register) must be sensed. SIOF goes "0" upon the end of receive operation.

Note: If the transfer modes are changed, the contents of the buffer register are lost. Therefore, the modes should not be changed until the last received data is read even after the end of reception is instructed (by clearing ESIO to "0").

The receive operation can be terminated in one of the following approaches determined by the transfer rate:

- ① When the transfer rate is sufficiently low (the external-clock-based operation):
If ESIO can be cleared to "0" before the next serial clock is applied upon occurrence of buffer full interrupt in the external-clock-based operation, ESIO is cleared to "0" by the interrupt service program, then the last received data is read.
- ② When the transfer rate is high (the internal/external clock-based operation):
If the transfer rate is high and, therefore, it is possible that the capture of the next data starts before ESIO is cleared to "0" upon acceptance of any interrupt, ESIO must be cleared to "0" by confirming that SEF (bit 2 of the status register) is set at reading the data proceeding the last data. Then, the data is read. In the interrupt servicing following the reception of the last data, no operation is needed for termination; only the reading of the received data is performed. This method is generally employed for the internal-clock-based operations. For an external-clock-based operation, ESIO must be cleared and the received data must be read before the last data is transferred to the buffer register.

Example: To instruct reception end when transfer rate is high (the internal clock, leading-edge shift).

```
SSEF0 : TEST    %IP0E, 2      ; Waits until SEF = "1"
        B      SSEF0
LD      A, #0110B      ; ESIO ← 0
OUT     A, %OP1F
IN      %IP0F, A      ; Acc ← IP0F (Reads received data)
```


③ One-word reception

When receiving only 1 word, ESIO is set to "1" then it is cleared to "0" after confirming that SEF has gone "1". In this case, buffer full interrupt is caused only once, so that the received data is read by the interrupt service program.


Example: To instruct the start/end of 1-word reception (the internal clock, the trailing edge shift).

```

LD      A, #0100B    ; OP1F ← 0100B (Sets in the receive mode)
OUT     A, %OP1F
EI                               ; EIF ← 1 (Enables interrupt)
LD      A, #1110B    ; ESIO ← 1 (Instructs reception start)
OUT     A, %OP1F
SSEF0 : TEST    %IP0E, 2    ; Confirms that SEF = "1"
        B      SSEF0
LD      A, #0110B    ; ESIO ← 0 (Instructs reception end)
OUT     A, %OP1F
    
```



(a) External-clock-based operation, leading-edge shift (when transfer rate is low)



(b) Internal-clock-based operation, leading-edge-shift (when transfer rate is high)

Figure3-36. 4-bit Receive Mode

- 8-bit Transmit/Receive Mode

After setting the transmission/reception mode to the command register, write first transmit data into the buffer register. Then, when "1" is set to ESIO, data transmission/reception becomes possible. The transmit data is output to the SO pin at the leading edge of serial clock and the receive data is input from the SI pin at the trailing edge. If the shift register is filled with the receive data, the data is transferred to the buffer register and ISIO (buffer full) interrupt is generated to request data read. The received data is read from the buffer register by the interrupt service program, and then write the transmit data to the buffer register.

Lower order 4 bits of both transmit and receive data are read/written from/into the buffer register by first access after setting of transmission/reception mode or generation of ISIO and higher 4 bits by next access.

In the operation based on the internal clock, SIO becomes the wait state until the received data are read out and the next data to be transmitted are written.

In the operation based on the external clock, the shift operation is synchronized with the external clock ; therefore, it is necessary to read the data received and to write data to be sent next before starting the next shift operation. The maximum transfer rate using an external clock is determined by the maximum delay time between the generation of the interrupt request and the writing of the data to be transmitted after the reading of the received data.

Also, the buffer register is used for both transmission and reception, therefore, the data must be written after reading 8 bits of receive data.

This operation is ended by clearing ESIO to "0". When ESIO is cleared, this operation is ended after transfer of the current 8 bits of data to the buffer register is completed. Programs can confirm that the operation has been completed by sensing SIOF (bit 3 of the status register) because SIOF is cleared to "0" when the operation is completed.

Example 1 : To write data to be transmitted and to instruct the transmit/receive start.

```
LD      A, #0110B      ; Sets the 8-bit transfer and serial clock frequency.
OUT     A, %OP1E
LD      A, #0110B      ; Sets the transmit/receive mode of internal clock
                        ; operation
OUT     A, %OP1F
LD      HL, #20H       ; OP0F←RAM[20H] (Writes lower 4-bit data to be
                        ; transmitted)
OUT     @HL, %OP0F
INC     L              ; OP0F←RAM[21H] (Writes upper 4-bit data to be
                        ; transmitted)
OUT     @HL, %OP0F
LD      A, #1110B      ; ESIO ← 1 (Instructs serial transfer start)
OUT     A, %OP1F
      :              ; Data transfer
```


Example 2 : To read data received and to write next data to be transmitted.

```
LD      HL, #30H       ; Stores lower 4-bit data received in RAM[30H].
IN      %IPOF, @HL
INC     L              ; Stores upper 4-bit received in RAM[31H].
IN      %IPOF, @HL
LD      HL, #22H       ; Writes next lower 4-bit data to be transmitted.
OUT     @HL, %OP0F
INC     L              ; Writes next upper 4-bit data to be transmitted.
OUT     @HL, %OP0F
```


(4) Stopping serial transfer

A serial transfer operation can be stopped forcibly.

It is stopped by setting INH (bit 3 of command register 1) to "1", clearing the shift counter. When the serial transfer is over, INH is automatically cleared to "0" with no other bits of command register affected. In the transmit mode of this case, \overline{SCK} and SO output are initialized to "H" level whereas the shift register is not cleared. Therefore, after the resumption of transmit, SO holds the data just before forcible stop via the shift register until the 1st shift data comes to SO.



(a) Internal clock based operation with lwait



(b) External clock based operation

Figure3-37. 8-bit Transmit/Receive Mode

INPUT/OUTPUT CIRCUITRY

(1) Control pins

The input/output circuitries of the 47C850 control pins are shown below.

CONTROL PIN	I/O	CIRCUITRY	REMARKS
XIN XOUT	Input Output		Resonator connecting pins $R = 1k\Omega$ (typ.) $R_f = 1.5M\Omega$ (typ.) $R_0 = 2k\Omega$ (typ.)
XTIN XTOUT	Input Output		Resonator connecting pins (Low frequency) $R = 1k\Omega$ (typ.) $R_f = 6M\Omega$ (typ.) $R_0 = 200k\Omega$ (typ.)
RESET	Input		Hysteresis input Pull-up resistor $R_{IN} = 220k\Omega$ (typ.) $R = 1k\Omega$ (typ.)
$\overline{\text{HOLD}}$ ($\overline{\text{KE0}}$)	Input (Input)		Hysteresis input (Sense input) $R = 1k\Omega$ (typ.)
TEST	Input		Pull-down resistor $R_{IN} = 70k\Omega$ (typ.) $R = 1k\Omega$ (typ.)

(2) I/O Ports

The input/output circuitries of the 47C850 I/O ports appoint code: WB.

PORT	I/O	INPUT/OUTPUT CIRCUITRY and CODE	REMARKS
K0	Input	WB	Pull-up resistor $R_{IN} = 70k\Omega$ (typ.) $R = 1k\Omega$ (typ.)
P0 P3	Output		Push-pull output Initial "High" High current $I_{OL} = 20mA$ (typ.)
P1 P2	Output		Sink open drain output Initial "Hi-Z" High current $I_{OL} = 20mA$ (typ.)
R4 R5 R6 R7	I/O		Sink open drain output Initial "Hi-Z" $R = 1k\Omega$ (typ.)
R8 R9	I/O		Sink open drain output Initial "Hi-Z" Hysteresis input $R = 1k\Omega$ (typ.)
RA RB	I/O		Push-pull output Initial "High" $R = 1k\Omega$ (typ.)

ELECTRICAL CHARACTERISTICS

ABSOLUTE MAXIMUM RATINGS

 $(V_{SS} = 0V)$

PARAMETER	SYMBOL	PINS	RATING	UNIT
Supply Voltage	V_{DD}		- 0.3 to 7	V
Input Voltage	V_{IN}		- 0.3 to $V_{DD} + 0.3$	V
Output Voltage	V_{OUT1}	Ports P0, P3, R7, RA, RB	- 0.3 to $V_{DD} + 0.3$	V
	V_{OUT2}	Ports P1, P2, R4, R5, R6, R8, R9	- 0.3 to 10	
Output Current (per 1 pin)	I_{OUT1}	Port R	3.2	mA
	I_{OUT2}	Port P	30	
Output Current (Total)	ΣI_{OUT2}	Port P	240	
Power Dissipation [$T_{opr} = 60^{\circ}C$]	PD		600	mW
Soldering Temperature (time)	T_{sld}		260 (10 s)	$^{\circ}C$
Storage Temperature	T_{stg}		- 55 to 125	$^{\circ}C$
Operating Temperature	T_{opr}		- 30 to 60	$^{\circ}C$

RECOMMENDED OPERATING CONDITIONS

 $(V_{SS} = 0V, T_{opr} = - 30 \text{ to } 60^{\circ}C)$

PARAMETER	SYMBOL	PINS	CONDITIONS	Min.	Max.	UNIT
Supply Voltage	V_{DD}		In the Normal mode	4.5	5.5	V
			In the SLOW mode	2.7		
			In the HOLD mode	2.0		
Input High Voltage	V_{IH1}	Except hysteresis input	$V_{DD} \geq 4.5V$	$V_{DD} \times 0.7$	V_{DD}	V
	V_{IH2}	Hysteresis input		$V_{DD} \times 0.75$		
	V_{IH3}		$V_{DD} < 4.5V$	$V_{DD} \times 0.9$		
Input Low Voltage	V_{IL1}	Except hysteresis input	$V_{DD} \geq 4.5V$	0	$V_{DD} \times 0.3$	V
	V_{IL2}	Hysteresis input			$V_{DD} \times 0.25$	
	V_{IL3}		$V_{DD} < 4.5V$		$V_{DD} \times 0.1$	
Clock Frequency	f_c	XIN, XOUT		3.5759	3.5831	MHz
	f_s	XTIN, XTOUT		30	34	kHz

A/D CONVERSION CHARACTERISTICS

 $(V_{SS} = 0V, V_{DD} = 4.5 \text{ to } 5.5V, T_{opr} = - 30 \text{ to } 60^{\circ}C)$

PARAMETER	SYMBOL	PINS	CONDITIONS	Min.	Typ.	Max.	UNIT
Analog Input Voltage	V_{AIN}	CIN3 to CIN0		V_{SS}	—	V_{DD}	V
A/D Conversion Error				—	—	$\pm \frac{1}{2}$	LSB

D.C. CHARACTERISTICS ($V_{SS} = 0V$, $T_{opr} = -30$ to $60^{\circ}C$)

PARAMETER	SYMBOL	PINS	CONDITIONS	Min.	Typ.	Max.	UNIT
Hysteresis Voltage	V_{HS}	Hysteresis input		-	0.7	-	V
Input Current	I_{IN1}	K0, TEST, RESET, HOLD	$V_{DD} = 5.5V$,	-	-	± 2	μA
	I_{IN2}	Ports R (open drain)	$V_{IN} = 5.5V/0V$				
Input Low Current	I_{IL}	Ports R (push-pull)	$V_{DD} = 5.5V$, $V_{IN} = 0.4V$	-	-	-2	mA
Input Resistance	R_{IN1}	Port K0 with pull-up		30	70	150	k Ω
	R_{IN2}	RESET		100	220	450	
Output Leakage Current	I_{LO}	sink open drain	$V_{DD} = 5.5V$, $V_{OUT} = 5.5V$	-	-	2	μA
Output High Voltage	V_{OH}	Ports (push-pull)	$V_{DD} = 4.5V$, $I_{OH} = -200\mu A$	2.4	-	-	V
Output Low Voltage	V_{OL}	Except port P and XOUT	$V_{DD} = 4.5V$, $I_{OL} = 1.6mA$	-	-	0.4	
Output Low Current	I_{OL2}	Port P	$V_{DD} = 4.5V$, $V_{OL} = 1.0V$	-	20	-	mA
Output VREF Voltage	V_{REF}	VAREF pin		2.4	-	2.7	V
Output VREF Resistance	R_{REF}		$V_{REF} = 2.55V$	-	-	1	k Ω
Supply Current (in the Normal mode)	I_{DD}	DTMF receiver stopped	$V_{DD} = 5.5V$ $f_c = 3.58MHz$	-	3	6	mA
	I_{DDR}	DTMF receiver moving			7	14	
Supply Current (in the SLOW mode)	I_{DDS}		$V_{DD} = 3.0V$ $f_s = 32.768kHz$	-	30	60	μA
Supply Current (in the HOLD mode)	I_{DDH}		$V_{DD} = 5.5V$	-	0.5	10	μA

Note 1. Typ. values show those at $T_{opr} = 25^{\circ}C$, $V_{DD} = 5V$

Note 2. Input Current I_{IN1} ; The current through resistor is not included, when the input resistor (pull-up) is contained.

Note 3. Supply Current I_{DD} , I_{DDH} ; $V_{IN} = 5.3V/0.2V$

The K0 port is open when the input resistor is contained. The voltage applied to the R port is within the valid range.

Supply Current I_{DDS} ; $V_{IN} = 2.8V/0.2V$

Low frequency clock is only oscillated (connecting XTIN, XTOUT).

OPERATIONAL AMPLIFIER CHARACTERISTICS (AIN +, AIN - to GS) ($V_{SS} = 0V$, $V_{DD} = 5.0V$, $T_{opr} = 25^{\circ}C$)


PARAMETER	SYMBOL	CONDITIONS	Min.	Typ.	Max.	UNIT
Input Offset Voltage	V_{IO}		-	± 25	-	mV
Input Offset Current	I_{IO}	$V_{SS} \leq V_{IN} \leq V_{DD}$	-	± 100	-	nA
Power Supply Rejection Ratio	PSRR	1kHz	-	60	-	dB
Common Mode Rejection Ratio	CMRR		-	60	-	
Open Loop Gain	A_O		-	65	-	
0 dB Band Width	f_T		-	500	-	kHz
Rated Output Voltage	V_O	GS pin (Load Resistance: 100 kohm or over)	-	4.5	-	V_{PP}
Load Resistance	R_L	GS pin	-	30	-	k Ω
Capacitive Load	C_L		-	50	-	pF

A.C. CHARACTERISTICS ($V_{SS} = 0V, V_{DD} = 4.5 \text{ to } 5.5V, T_{opr} = -30 \text{ to } 60^\circ C$)


PARAMETER	SYMBOL	CONDITIONS	Min.	Typ.	Max.	UNIT
Instruction Cycle Time	t_{cy}	In the Normal mode	-	2.23	-	μs
		In the SLOW mode	235	-	267	
High Level Clock Pulse Width	t_{WCH}	External clock mode	80	-	-	ns
Low Level Clock Pulse Width	t_{WCL}					
Shift Data Hold Time	t_{SDH}		$0.5t_{cy} - 300$	-	-	ns
Minimum Input Signal Level for Reception		Each tone composite signal	-	-35	-30	dBm
EST Output Delay Time	t_{DP}	"L" → "H"	5	11	14	ms
	t_{DA}	"H" → "L"	0.5	4.0	8.5	
DTMF Output Delay Time	t_{RD}		-	6	9	μs

(1) Serial Port (Completion of Transmission)

Note. Shift data Hold Time: External circuit for \overline{SCK} pin and SO pin




(2) DTMF Receiver (Signal Detect Timing)



RECOMMENDED OSCILLATING CONDITIONS ($V_{SS} = 0V, V_{DD} = 4.5 \text{ to } 5.5V, T_{opr} = -30 \text{ to } 60^\circ C$)

- (1) 3.58MHz
Crystal Resonator
 - (2) 32.768kHz
Crystal Oscillator
- $C_{XTIN}, C_{XTOUT}; 10 \text{ to } 33pF$

Note : In order to get the accurate oscillation frequency, the adjustment of capacitors must be required.



TYPICAL CHARACTERISTICS

