DS05-11145-1E

# MEMORY Un-buffered

# 4 M $\times$ 72 BIT SYNCHRONOUS DYNAMIC RAM SO-DIMM

# MB8504S072CE-100/-100L

144-pin, 2 Clock, 1-bank, based on 4 M × 16 Bit SDRAMs with SPD

### **■** DESCRIPTION

The Fujitsu MB8504S072CE is a fully decoded, CMOS Synchronous Dynamic Random Access Memory (SDRAM) Module consisting of five MB81F641642C devices which organized as two banks of 4 M  $\times$  16 bits and a 2K-bit serial EEPROM on a 144-pin glass-epoxy substrate.

The MB8504S072CE features a fully synchronous operation referenced to a positive edge clock whereby all operations are synchronized at a clock input which enables high performance and simple user interface coexistence.

The MB8504S072CE is optimized for those applications requiring high speed, high performance and large memory storage, and high density memory organizations.

This module is ideally suited for workstations, PCs, laser printers, and other applications where a simple interface is needed.


#### **■ PRODUCT LINE & FEATURES**

Dorometer	MB8504	S072CE			
Parameter	-100	-100L			
Clock Frequency	100 MF	Hz max.			
Burst Mode Cycle Time	10 ns min.				
Access Time from Clock	8.5 ns ma	x. (CL = 3)			
Operating Current	450 m.	A max.			
Power Down Mode Current (Icc2P)	10 mA max.	5 mA max.			
Self Refresh Current (Icce)	5 mA max.	2.5 mA max.			

- Unbuffered 144-pin SO-DIMM Socket Type (Lead pitch: 0.8 mm)
- Conformed to JEDEC Standard (2 CLK)
- Organization: 4,194,304 words × 72 bits
- Memory: MB81F641642C (4 M × 16, 4-bank) × 5 pcs.
- 3.3 V ±0.3 V Supply Voltage
- All input/output LVTTL compatible
- 4096 Refresh Cycle every 65.6 ms

- · Auto and Self Refresh
- CKE Power Down Mode
- DQM Byte Masking (Read/Write)
- Serial Presence Detect (SPD) with Serial EEPROM: JEDEC Standard SPD Format
- Module size:
  - 1.1" (height)  $\times$  2.66" (length)  $\times$  0.15" (thickness)
- CL-trcd-trp: 3-3-3 clk min. @100 MHz,
   2-2-2 clk min. @66 MHz

# **■ PACKAGE**




# **Package and Ordering Information**

- 144-pin SO-DIMM, order as MB8504S072CE-100DG (DG = Std. power ver., Gold Pad) -100 LDG(LDG = Std. power ver., Gold Pad))

# **■ PIN ASSIGNMENTS**

Pin No.	Signal Name	Pin No.	Signal Name	Pin No.	Signal Name	Pin No.	Signal Name	Pin No.	Signal Name	Pin No.	Signal Name
1	Vss	49	DQ <sub>13</sub>	97	DQ <sub>22</sub>	2	Vss	50	DQ <sub>45</sub>	98	DQ <sub>54</sub>
3	DQ <sub>0</sub>	51	DQ <sub>14</sub>	99	DQ <sub>23</sub>	4	DQ <sub>32</sub>	52	DQ <sub>46</sub>	100	DQ <sub>55</sub>
5	DQ <sub>1</sub>	53	DQ <sub>15</sub>	101	Vcc	6	DQ <sub>33</sub>	54	DQ <sub>47</sub>	102	Vcc
7	DQ <sub>2</sub>	55	Vss	103	<b>A</b> 6	8	DQ <sub>34</sub>	56	Vss	104	A <sub>7</sub>
9	DQ₃	57	CB <sub>0</sub>	105	A8	10	DQ <sub>35</sub>	58	CB <sub>4</sub>	106	BA <sub>0</sub>
11	Vcc	59	CB <sub>1</sub>	107	Vss	12	Vcc	60	CB <sub>5</sub>	108	Vss
13	DQ <sub>4</sub>	61	CLK <sub>0</sub>	109	<b>A</b> 9	14	DQ <sub>36</sub>	62	CKE <sub>0</sub>	110	BA <sub>1</sub>
15	DQ <sub>5</sub>	63	Vcc	111	A <sub>10</sub>	16	DQ <sub>37</sub>	64	Vcc	112	A <sub>11</sub>
17	DQ <sub>6</sub>	65	RAS	113	Vcc	18	DQ <sub>38</sub>	66	CAS	114	Vcc
19	DQ <sub>7</sub>	67	WE	115	DQMB <sub>2</sub>	20	DQ <sub>39</sub>	68	N.C.	116	DQMB <sub>6</sub>
21	Vss	69	<del>CS</del> ₀	117	DQMB <sub>3</sub>	22	Vss	70	N.C.	118	DQMB <sub>7</sub>
23	DQMB <sub>0</sub>	71	N.C.	119	Vss	24	DQMB <sub>4</sub>	72	N.C.	120	Vss
25	DQMB <sub>1</sub>	73	N.C.	121	DQ <sub>24</sub>	26	DQMB <sub>5</sub>	74	CLK <sub>1</sub>	122	DQ <sub>56</sub>
27	Vcc	75	Vss	123	DQ <sub>25</sub>	28	Vcc	76	Vss	124	DQ <sub>57</sub>
29	<b>A</b> <sub>0</sub>	77	CB <sub>2</sub>	125	DQ <sub>26</sub>	30	Аз	78	CB <sub>6</sub>	126	DQ <sub>58</sub>
31	A <sub>1</sub>	79	СВз	127	DQ <sub>27</sub>	32	A <sub>4</sub>	80	CB <sub>7</sub>	128	DQ <sub>59</sub>
33	A <sub>2</sub>	81	Vcc	129	Vcc	34	<b>A</b> 5	82	Vcc	130	Vcc
35	Vss	83	DQ <sub>16</sub>	131	DQ <sub>28</sub>	36	Vss	84	DQ <sub>48</sub>	132	DQ <sub>60</sub>
37	DQ <sub>8</sub>	85	DQ <sub>17</sub>	133	DQ <sub>29</sub>	38	DQ <sub>40</sub>	86	DQ <sub>49</sub>	134	DQ <sub>61</sub>
39	DQ <sub>9</sub>	87	DQ <sub>18</sub>	135	DQ <sub>30</sub>	40	DQ <sub>41</sub>	88	DQ <sub>50</sub>	136	DQ <sub>62</sub>
41	DQ <sub>10</sub>	89	DQ <sub>19</sub>	137	DQ <sub>31</sub>	42	DQ <sub>42</sub>	90	DQ <sub>51</sub>	138	DQ <sub>63</sub>
43	DQ <sub>11</sub>	91	Vss	139	Vss	44	DQ <sub>43</sub>	92	Vss	140	Vss
45	Vcc	93	DQ <sub>20</sub>	141	SDA	46	Vcc	94	DQ <sub>52</sub>	142	SCL
47	DQ <sub>12</sub>	95	DQ <sub>21</sub>	143	Vcc	48	DQ <sub>44</sub>	96	DQ <sub>53</sub>	144	Vcc



### **■ PIN DESCRIPTIONS**

Symbol	I/O	Function	Symbol	1/0	Function
A <sub>0</sub> to A <sub>11</sub>	I	Address Input	CS₀	I	Chip Select
BA <sub>0</sub> , BA <sub>1</sub>	I	Bank Address	DQo to DQ63	I/O	Data Input/Data Output
RAS	I	Row Address Strobe	CB <sub>0</sub> to CB <sub>7</sub>	I/O	Data I/O for ECC
CAS	I	Column Address Strobe	Vcc	_	Power Supply (+3.3 V)
WE	I	Write Enable	Vss	_	Ground (0 V)
DQMB <sub>0</sub> to DQMB <sub>7</sub>	I	Data (DQ) Mask	N.C.	_	No Connection
CLK <sub>0</sub> , CLK <sub>1</sub>	I	Clock Input	SCL	I	Serial PD Clock
CKE <sub>0</sub>	I	Clock Enable	SDA	I/O	Serial PD Address/Data I/O

### **■ SERIAL-PD INFORMATION**

Durka	Figuration Described		Hex Value
Byte	Function Described		-100/100L
0	Defines Number of Bytes Written into Serial Memory at Module	128 Byte	80h
	Manufacture		
1	Total Number of Bytes of SPD Memory Device	256 Byte	08h
2	Fundamental Memory Type	SDRÁM	04h
3	Number of Row Addresses	12	0Ch
4	Number of Column Addresses	8	08h
5	Number of Module Banks	1 bank	01h
6	Data Width	72 bit	48h
7	Data Width (Continuation)	+0	00h
8	Interface Type	LVTTL	01h
9	SDRAM Cycle Time (Highest CAS Latency)	10 ns	A0h
10	SDRAM Access from Clock (Highest CAS Latency)	8.5 ns	85h
11	DIMM Configuration Type	ECC	02h
12	Refresh Rate/Type	Self, Normal	80h
13	Primary SDRAM Width	×16	10h
14	Error Checking SDRAM Width	×16	10h
15	Minimum Clock Delay for Back to Back Random Column	1 Cycle	01h
	Addresses	-	
16	Burst Lengths Supported	1, 2, 4, 8, Page	8Fh
17	Number of Banks on Each SDRAM Device	4 bank	04h
18	CAS Latency	2, 3	06h
19	CS Latency	0	01h
20	Write Latency	0	01h
21	SDRAM Module Attributes	UN-buffer	00h
22	SDRAM Device Attributes	*1	0Eh
23	SDRAM Cycle Time (2nd. Highest CAS Latency)	15 ns	F0h
24	SDRAM Access from Clock (2nd. Highest CAS Latency)	9 ns	90h
25	SDRAM Cycle Time (3rd. Highest CAS Latency)	No Support	00h
26	SDRAM Access from Clock (3rd. Highest CAS Latency)	No Support	00h
27	Precharge to Activate Min. (trp)	30 ns	1Eh
28	Row Activate to Row Activate Min. (trrd)	20 ns	14h
29	RAS to CAS Delay Min. (trcd)	30 ns	1Eh
30	Activate to Precharge Minimum Time (tras)	60 ns	3Ch
31	Module Bank Density	32 MByte	08h
32 to 61	Unused Storage Locations	_	00h
62	SPD Data Revision Code	1	01h
63	Checksum for Byte 0 to 62	*2	70h
64 to 98	Manufacturer's Information: Unused Storage		00h
99 to 125	Vendor Specific Data: Unused Storage		00h
126	Intel Specification Frequency	66 MHz	66h
127	Intel Specification Details for 66 MHz Support	CL=2, 3	CFh
128+	Unused Storage Locations	_	_

**Note:** Any write operation must NOT be executed into the addresses of Byte 0 to Byte 127. Some or all data stored into Byte 0 to Byte 127 may be broken.


### \*1. SDRAM Device Attributes

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
TBD	TBD	Upper Vcc tolerance 0 = 10%	Lower Vcc tolerance 0 = 10%	Supports Write 1/ Read Burst	Supports Precharge All	Supports Auto- Precharge	Supports Early RAS Precharge
0	0	0	0	1	1	1	0

<sup>\*2.</sup> Checksum for Bytes 0 to 62

This byte is the checksum for bytes 0 through 62. This byte contains the value of the low 8-bits of the arithmetic sum of bytes 0 through 62.

### **■ BLOCK DIAGRAM**



## ■ ABSOLUTE MAXIMUM RATINGS (See WARNING)

Parameter	Symbol	Va	Unit	
Farameter	Symbol	Min.	Max.	Onit
Supply Voltage*	Vcc	-0.5	+4.6	V
Input Voltage*	Vin	-0.5	+4.6	V
Output Voltage*	Vouт	-0.5	+4.6	V
Storage Temperature	Тѕтс	<b>–</b> 55	+125	°C
Power Dissipation	P <sub>D</sub>	_	5.0	W
Output Current (D.C.)	Іоит	-50	+50	mA


<sup>\*:</sup> Voltages referenced to Vss (= 0 V)

**WARNING:** Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

### ■ RECOMMENDED OPERATING CONDITIONS

Parameter	Notes	Symbol		Unit		
Farameter	Notes		Min.	Тур.	Max.	Unit
Cumple Valtage	*1	Vcc	3.0	3.3	3.6	V
Supply Voltage	ļ	Vss	0	0	0	V
Input High Voltage, All Inputs	*1, 2	VIH	2.0	_	Vcc +0.5	V
Input Low Voltage, All Inputs	*1, 3	VIL	-0.5	_	0.8	V
Ambient Temperature		TA	0	_	+70	°C

### \*1. Voltages referenced to Vss (= 0 V)



**WARNING:** The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating conditionranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

# **■ CAPACITANCE**

(Vcc = +3.3 V, f = 1 MHz,  $T_A$  = +25°C)

Paramet	or	Symbol  CIN1  CIN2  CIN3  CIN4  CIN5  CIN6  CSCL  CSDA	Va	lue	Unit
raiaillei	.e.	Syllibol	Min.	Max.  45  38  35  37  38  16  7  7  12  12	Offic
	A <sub>0</sub> to A <sub>11</sub> , BA <sub>0</sub> , BA <sub>1</sub>	C <sub>IN1</sub>	_	45	pF
	RAS, CAS, WE	C <sub>IN2</sub>	_	38	pF
	CS₀	Сімз	_	35	pF
Input Capacitance	CKE <sub>0</sub>	C <sub>IN4</sub>	_	37	pF
	CLK <sub>0</sub> , CLK <sub>1</sub>	C <sub>IN5</sub>	_	38	pF
	DQMB <sub>0</sub> to DQMB <sub>7</sub>	C <sub>IN6</sub>	_	16	pF
	SCL	Cscl	_	7	pF
	SDA	CSDA	_	7	pF
Input/Output Capacitance	DQ <sub>0</sub> to DQ <sub>63</sub>	CDQ	_	12	pF
	CB <sub>0</sub> to CB <sub>7</sub>	Ссв	—     45       —     38       —     35       —     37       —     38       —     16       —     7       —     7       —     7       —     12	pF	

# **■ DC CHARACTERISTICS**

(At recommended operating conditions unless otherwise noted.) Notes 1, 2

					Value		
Parameter	Notes	Symbol	Condition	Min.	M	ax.	Unit
				IVIIII.	Std. ver.	Low ver.	
Operating Current (Average Power Supply Current)	*3	Icc1s	Burst: Length = 1 tRC = min for $BL = 1tCK = minOne Bank Active, Outputs OpenAddresses changed up to 1-timeduring tCK (min.)0 \ V \le VIN \le VIL (max.)VIH (min.) \le VIN \le VCC$	_	4:	50	mA
		Ісс2Р	CKE = $V_{IL}$ , All Banks Idle $t_{CK}$ = min, Power Down Mode $0 \ V \le V_{IN} \le V_{IL}$ (max.) $V_{IH}$ (min.) $\le V_{IN} \le V_{CC}$	_	10	5	mA
Precharge Standby Current (Power Supply Current)		Icc2PS	CKE = $V_{IL}$ , All Banks Idle CLK = H or L, Power Down Mode 0 V $\leq$ V <sub>IN</sub> $\leq$ V <sub>IL</sub> (max.) V <sub>IH</sub> (min.) $\leq$ V <sub>IN</sub> $\leq$ V <sub>CC</sub>	_	5	2.5	mA
	*3	Icc2N	CKE = $V_{IH}$ , All Banks Idle, $t_{CK}$ = min NOP commands only, Input signals (except to CMD) are changed 1-time during 3 clock cycles. $0 \text{ V} \leq V_{IN} \leq V_{IL}$ (max.) $V_{IH}$ (min.) $\leq V_{IN} \leq V_{CC}$	_	50		mA
		Icc2ns	CKE = V <sub>IH</sub> , All Banks Idle CLK = H or L, Input signal are stable. $0 \text{ V} \leq \text{V}_{\text{IN}} \leq \text{V}_{\text{IL}} \text{ (max.)}$ V <sub>IH</sub> (min.) $\leq \text{V}_{\text{IN}} \leq \text{V}_{\text{CC}}$	_	1	2.5	mA
		Іссзр	CKE = V <sub>IL</sub> , Any Bank Active tck = min. 0 V $\leq$ V <sub>IN</sub> $\leq$ V <sub>IL</sub> (max.) V <sub>IH</sub> (min.) $\leq$ V <sub>IN</sub> $\leq$ V <sub>CC</sub>	_	10	10	mA
Active Standby		Іссзрѕ	CKE = $V_{IL}$ , Any Bank Active CLK = H or L 0 V $\leq$ V <sub>IN</sub> $\leq$ V <sub>IL</sub> (max.) V <sub>IH</sub> (min.) $\leq$ V <sub>IN</sub> $\leq$ V <sub>CC</sub>	_	5	2.5	mA
Current (Power Supply Current)	*3	Іссэн	CKE = $V_{IH}$ , Any Bank Active tck = min., NOP commands only, Input signals (except to CMD) are changed 1-time during 3 clock cycles. 0 V $\leq$ V <sub>IN</sub> $\leq$ V <sub>IL</sub> (max.) V <sub>IH</sub> (min.) $\leq$ V <sub>IN</sub> $\leq$ V <sub>CC</sub>	_	7	<b>'</b> 5	mA
		Іссзиѕ	CKE = V <sub>IH</sub> , Any Bank Active CLK = H or L $0 \text{ V} \le \text{V}_{\text{IN}} \le \text{V}_{\text{IL}} \text{ (max.)}$ V <sub>IH</sub> (min.) $\le \text{V}_{\text{IN}} \le \text{V}_{\text{CC}}$	_	1	0	mA

(Continued)

### (Continued)

					Unit		
Parameter	Notes	otes Symbol Condition		Min.		Ma	
				IVIIII.	Std. ver.	Low ver.	
Burst Mode Current (Average Power Supply Current)	*3	Icc4	tck = min, Burst Length = 4 Outputs Open, All Banks Active Gapless Data $0 \ V \le V_{IN} \le V_{IL}$ (max.) $V_{IH}$ (min.) $\le V_{IN} \le V_{CC}$	_	42	25	mA
Auto-refresh Current (Average Power Supply Current)	*3	Icc5	Auto Refresh tck = min trc = min $0 \text{ V} \leq V_{IN} \leq V_{IL} \text{ (max.)}$ Vih (min.) $\leq V_{IN} \leq V_{CC}$	_	85	50	mA
Self-refresh Current (Average Power Supply Current)	*3	Icc6	Self-Refresh tck = min. CKE $\leq$ 0.2 V 0 V $\leq$ V <sub>IN</sub> $\leq$ V <sub>IL</sub> (max.) V <sub>IH</sub> (min.) $\leq$ V <sub>IN</sub> $\leq$ V <sub>CC</sub>	_	5	2.5	mA
Input Leakage Current (All Inputs)		lı (L)	$0 \text{ V} \le V_{IN} \le V_{CC}$ All other pins not under test = 0 V	-20	2	0	μΑ
Output Leakage Curre	nt	lo (L)	$0 \text{ V} \le V_{IN} \le V_{CC}$ Output is disabled (Hi-Z)	-5	Ę	5	μА
LVTTL Output High Voltage	*4	Vон	Iон = −2.0 mA	2.4	_	_	V
LVTTL Output Low Voltage	*4	Vol	loL = +2.0 mA	_	0	.4	V

Notes: \*1. An initial pause (DESL on NOP) of 200  $\mu s$  is required after power-on followed by a minimum of eight Auto-refresh cycles.

- \*2. DC characteristics is the Serial PD standby state (V<sub>IN</sub> = V<sub>SS</sub> or V<sub>CC</sub>).
- \*3. lcc depends on the output termination, load conditions, clock cycle rate and signal clock rate. The specified values are obtained with the output open and no termination resistor.
- \*4. Voltages referenced to Vss = Vssq (= 0 V)

# **■ AC CHARACTERISTICS**

# (1) BASE CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Notes 1, 2, 3

No.	Parameter Notes	Notes		MB8504S072CE -100/100L		Unit
			Symbol	Min.	Max.	
1	Clock Period	CL = 3	<b>t</b> cкз	10	_	ns
'	Clock Feriod	CL = 2	<b>t</b> ck2	15	_	ns
2	Clock High Time		tсн	3.5	_	ns
3	Clock Low Time		<b>t</b> cL	3.5	_	ns
4	Input Setup Time		<b>t</b> sı	3	_	ns
5	Input Hold Time		tнı	1	_	ns
6	Output Valid from Clock	CL = 3	t <sub>AC3</sub>	_	8.5	ns
	(tclk = min)	CL = 2	t <sub>AC2</sub>	_	9	115
7	Output in Low-Z *6	}	<b>t</b> LZ	0	_	ns
8	Output in High-Z *6	CL = 3	<b>t</b> HZ3	3	8.5	ns
0	Output in riigh-2	CL = 2	t <sub>HZ2</sub>	3	9	ns
9	Output Hold Time *6	, ,	tон	3	_	ns
10	Time between Refresh		tref	_	65.6	ms
11	Transition Time		tτ	0.5	2	ns
12	CKE Setup Time for Power Down Exit Time	)	<b>t</b> CKSP	3		ns

### (2) BASE VALUES FOR CLOCK COUNT/LATENCY

No.	Parameter Notes		Symbol	MB8504 -100/	Unit		
				Min.	Max.		
1	RAS Cycle Time *7		<b>t</b> RC	90	_	ns	
2	RAS Precharge Time	<b>t</b> RP	30	_	ns		
3	RAS Active Time	<b>t</b> RAS	60	110000	ns		
4	RAS to CAS Delay Time *8	<b>t</b> RCD	30	_	ns		
5	Write Recovery Time		twR	10	_	ns	
6	RAS to CAS Bank Active Delay Time		<b>t</b> rrd	20	_	ns	
7	Data-in to Precharge Lead Time		<b>t</b> DPL	10	_	ns	
8	Data-in to Active/Refresh Command Period	CL = 3	<b>t</b> DAL3	2 cyc + t <sub>RP</sub>	_	ns	
8	Data-in to Active/Refresh Command Period	CL = 2	tDAL2	1 cyc + t <sub>RP</sub>	_	ns	
9	Mode Register Set Cycle Time		<b>t</b> RSC	20	_	ns	

## (3) CLOCK COUNT FORMULA (\*9)

$$Clock \ge \frac{\text{Base Value}}{\text{Clock Period}} \text{ (Round off a whole number)}$$

### (4) LATENCY (The latency values on these parameters are fixed regardless of clock period.)

No.	Parameter	Symbol	MB8504S072CE -100/100L	Unit	
1	CKE to Clock Disable			1	Cycle
2	DQM to Output in High-Z		IDQZ	2	Cycle
3	DQM to Input Data Delay		IDQD	0	Cycle
4	Last Output to Write Command Delay			2	Cycle
5	Write Command to Input Data Delay		lowd	0	Cycle
6	Dracharge to Output in High 7 Delay	CL = 3	Ігонз	3	Cycle
6	Precharge to Output in High-Z Delay	CL = 2	I <sub>ROH2</sub>	2	Cycle
7	Direct Cton Command to Output in High 7 Delay	CL = 3	Івѕнз	3	Cycle
7	Burst Stop Command to Output in High-Z Delay	CL = 2	I <sub>BSH2</sub>	2	Cycle
8	CAS to CAS Delay (min)	Iccd	1	Cycle	
9	CAS Bank Delay (min)		Ісво	1	Cycle


- Notes: \*1. An initial pause (DESL on NOP) of 200 μs is required after power-up followed by a minimum of eight Auto-refresh cycles.
  - \*2. 1.4 V or VREF is the reference level for measuring timing of signals. Transition times are measured between V<sub>IH</sub> (min) and V<sub>IL</sub> (max).
  - \*3. AC characteristics assume  $t_T = 1$  ns and 50 pF of capacitive load.
  - \*4. Maximum value of CL = 2 depends on tck.
  - \*5. tac also specifies the access time at burst mode except for first access.
  - \*6. Specified where output buffer is no longer driven. toH, t∟z, and tHz define the times at which the output level achieves ±200 mV.
  - \*7. Actual clock count of trc (Irc) will be sum of clock count of tras (Iras) and trp (Irp).
  - \*8. Operation within the trop (min) ensures that access time is determined by trop (min) + tac (max); if trop is greater than the specified trod (min), access time is determined by toac and tac.
  - \*9. All base values are measured from the clock edge at the command input to the clock edge for the next command input.

All clock counts are calculated by a simple formula:

clock count equals base value divided by clock period (round off to a whole number).

<sup>\*</sup>Source: See MB81F641642C Data Sheet for details on the electrical.

# ■ AC OPERATING TEST CONDITION (Example of AC Test Load Circuit)



# ■ SERIAL PRESENCE DETECT(SPD) FUNCTION

### 1. PIN DESCRIPTIONS

### **SCL (Serial Clock)**

SCL input is used to clock all data input/output of SPD

### SDA (Serial Data)

SDA is a common pin used for all data input/output of SPD. The SDA pull-up resistor is required due to the open-drain output.

### SA<sub>0</sub>, SA<sub>1</sub>, SA<sub>2</sub> (Address)

Address inputs are used to set the least significant three bits of the eight bits slave address. The address inputs must be fixed to select a particular module and the fixed address of each module must be different each other. For this module, any address inputs are not required because all addresses (SA<sub>0</sub>, SA<sub>1</sub>, SA<sub>2</sub>) are driven to Vss on the module.

#### 2. SPD OPERATIONS

### **CLOCK and DATA CONVENTION**


Data states on the SDA can change only during SCL = Low. SDA state changes during SCL = High are indicated start and stop conditions. Refer to Fig. 1 below.

#### START CONDITION

All commands are preceded by a start condition, which is a transition of SDA state from High to Low when SCL = High. SPD will not respond to any command until this condition has been met.

#### STOP CONDITION

All read or write operation must be terminated by a stop condition, which is a transition of SDA state from Low to High when SCL = High. The stop condition is also used to make the SPD into the state of standby power mode after a read sequence.



#### **ACKNOWLEDGE**

Acknowledge is a software convention used to indicate successful data transfer. The transmitting device, either master or slave, will release the bus after transmitting eight bits. During the ninth clock cycle the receiver will put the SDA line to Low in order to acknowledge that it received the eight bits of data.

The SPD will respond with an acknowledge when it received the start condition followed by slave address issued by master.

In the read operation, the SPD will transmit eight bits of data, release the SDA line and monitor the line for an acknowledge. If an acknowledge is detected and no stop condition is issued by master, the SPD will continue to transmit data. If an acknowledge is not detected, the SPD will terminated further data transmissions. The master must then issue a stop condition to return the SPD to the standby power mode.

In the write operation, upon receipt of eight bits of data the SPD will respond with an acknowledge, and await the next eight bits of data, again responding with an acknowledge until the stop condition is issued by master.


#### SLAVE ADDRESS ADDRESSING

Following a start condition, the master must output the eight bits slave address. The most significant four bits of the slave address are device type identifier. For the SPD this is fixed as 1010[B]. Refer to the Fig. 2 below.

The next three significant bits are used to select a particular device. A system could have up to eight SPD devices —namely up to eight modules— on the bus. The eight addresses for eight SPD devices are defined by the state of the SA<sub>0</sub>, SA<sub>1</sub> and SA<sub>2</sub> inputs. For this module, the three bits are fixed as 000[B] because all addresses are driven to Vss on the module. Therefore, no address inputs are required.

The last bit of the slave address defines the operation to be performed. When  $R/\overline{W}$  bit is "1", a read operation is selected, when  $R/\overline{W}$  bit is "0", a write operation is selected.


Following the start condition, the SPD monitors the SDA line comparing the slave address being transmitted with its slave address (device type and state of  $SA_0$ ,  $SA_1$ , and  $SA_2$  inputs). Upon a correct compare the SPD outputs an acknowledge on the SDA line. Depending on the state of the  $R/\overline{W}$  bit, the SPD will execute a read or write operation.



#### 3. READ OPERATIONS


### **CURRENT ADDRESS READ**

Internally the SPD contains an address counter that maintains the address of the last data accessed, incremented by one. Therefore, if the last access (either a read or write operation) was to address(n), the next read operation would access data from address(n+1). Upon receipt of the slave address with the  $R/\overline{W}$  bit = "1", the SPD issues an acknowledge and transmits the eight bits of data during the next eight clock cycles. The master terminates this transmission by issuing a stop condition, omitting the ninth clock cycle acknowledge. Refer to Fig. 3 for the sequence of address, acknowledge and data transfer.



#### **RANDOM READ**


Random Read operations allow the master to access any memory location in a random manner. Prior to issuing the slave address with the  $R/\overline{W}$  bit = "1", the master must first perform a "dummy" write operation on the SPD. The master issues the start condition, and the slave address followed by the word address. After the word address acknowledge, the master immediately reissues the start condition and the slave address with the  $R/\overline{W}$  bit = "1". This will be followed by an acknowledge from the SPD and then by the eight bits of data. The master terminates this transmission by issuing a stop condition, omitting the ninth clock cycle acknowledge. Refer to Fig. 4 for the sequence of address, acknowledge and data transfer.



#### **SEQUENTIAL READ**

Sequential Read can be initiated as either a current address read or random read. The first data are transmitted as with the other read mode, however, the master now responds with an acknowledge, indicating it requires additional data. The SPD continues to output data for each acknowledge received. The master terminates this transmission by issuing a stop condition, omitting the ninth clock cycle acknowledge. Refer to Fig. 5 for the sequence of address, acknowledge and data transfer.

The data output is sequential, with the data from address(n) followed by the data from address(n+1). The address counter for read operations increments all address bits, allowing the entire memory contents to be serially read during one operation. At the end of the address space (address 255), the counter "rolls over" to address0 and the SPD continues to output data for each acknowledge received.




### 4. DC CHARACTERISTICS

Parameter	Note	Symbol	Condition	Va	Unit	
Parameter				Min.	Max.	Offic
Input Leakage Current		Sılı	$0 \text{ V} \leq V_{IN} \leq V_{CC}$	-10	10	μΑ
Output Leakage Current		SILO	0 V ≤ Vouт ≤ Vcc	-10	10	μΑ
Output Low Voltage	*1	Svol	IoL = 3.0 mA	_	0.4	V


Note: \*1. Referenced to Vss.

# 5. AC CHARACTERISTICS

No.	Parameter	Sumb al	Value		11
		Symbol	Min.	Max.	Unit
1	SCL Clock Frequency	fscL	_	100	KHz
2	Noise Suppression Time Constant at SCL, SDA Inputs	Tı	_	100	ns
3	SCL Low to SDA Data Out Valid	taa	_	3.5	μs
4	Time the Bus Must Be Free Before a New Transmission Can Start	<b>t</b> BUF	4.7	_	μs
5	Start Condition Hold Time	<b>t</b> hd:sta	4.0	_	μs
6	Clock Low Period	<b>t</b> LOW	4.7	_	μs
7	Clock High Period	<b>t</b> HIGH	4.0	_	μs
8	Start Condition Setup Time	tsu:sta	4.7	_	μs
9	Data in Hold Time	thd:dat	0	_	μs
10	Data in Setup Time	tsu:dat	250	_	ns
11	SDA and SCL Rise Time	t <sub>R</sub>	_	1	μs
12	SDA and SCL Fall Time	t⊧	_	300	ns
13	Stop Condition Setup Time	tsu:sto	4.7	_	μs
14	Data Out Hold Time	tон	100	_	ns
15	Write Cycle Time	twr	_	15	ms



### **■ PACKAGE DIMENSION**



# **FUJITSU LIMITED**

For further information please contact:

### Japan

FUJITSU LIMITED
Corporate Global Business Support Division
Electronic Devices
KAWASAKI PLANT, 4-1-1, Kamikodanaka
Nakahara-ku, Kawasaki-shi

Kanagawa 211-8588, Japan Tel: 81(44) 754-3763

Fax: 81(44) 754-3329

http://www.fujitsu.co.jp/

### **North and South America**

FUJITSU MICROELECTRONICS, INC. Semiconductor Division 3545 North First Street San Jose, CA 95134-1804, USA

Tel: (408) 922-9000 Fax: (408) 922-9179

Customer Response Center Mon. - Fri.: 7 am - 5 pm (PST)

Tel: (800) 866-8608 Fax: (408) 922-9179

http://www.fujitsumicro.com/

#### **Europe**

FUJITSU MIKROELEKTRONIK GmbH Am Siebenstein 6-10 D-63303 Dreieich-Buchschlag Germany

Tel: (06103) 690-0 Fax: (06103) 690-122

http://www.fujitsu-ede.com/

#### **Asia Pacific**

FUJITSU MICROELECTRONICS ASIA PTE LTD #05-08, 151 Lorong Chuan New Tech Park

Singapore 556741 Tel: (65) 281-0770 Fax: (65) 281-0220

http://www.fmap.com.sg/

#### F9904

© FUJITSU LIMITED Printed in Japan

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

#### CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.