
Features

- True Dual-Ported memory cells which allow simultaneous access of the same memory location
- High-speed clock to data access
 - Commercial: 7.5/9/12ns (max.)
 - Industrial: 9ns (max)
- Low-power operation
 - IDT709179L Active: 1.2W (typ.) Standby: 2.5mW (typ.)
- ◆ Flow-Through or Pipelined output mode on either Port via the FT/PIPE pins
- Counter enable and reset features
- Dual chip enables allow for depth expansion without

additional logic

- Full synchronous operation on both ports
 - 4ns setup to clock and Ons hold on all control, data, and address inputs
 - Data input, address, and control registers
 - Fast 7.5ns clock to data out in the Pipelined output mode
 - Self-timed write allows fast cycle time
 - 12ns cycle time, 83MHz operation in Pipelined output mode
- TTL- compatible, single 5V (±10%) power supply
- Industrial temperature range (-40°C to +85°C) is available for selected speeds
- Available in a 100-pin Thin Quad Flatpack (TQFP) package

Functional Block Diagram




AUGUST 2001

Description

The IDT709179 is a high-speed 32K x 9 bit synchronous Dual-Port RAM. The memory array utilizes Dual-Port memory cells to allow simultaneous access of any address from both ports. Registers on control, data, and address inputs provide minimal setup and hold times. The timing latitude provided by this approach allows systems to be designed with very short cycle times.

With an input data register, the IDT709179 has been optimized for applications having unidirectional or bidirectional data flow in bursts. An automatic power down feature, controlled by $\overline{\text{CE}}$ 0 and CE1, permits the on-chip circuitry of each port to enter a very low standby power mode. Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 1.2W of power.





- 1. All Vcc pins must be connected to power supply.
- 2. All GND pins must be connected to ground.
- 3. Package body is approximately 14mm x 14mm x 1.4mm
- 4. This package code is used to reference the package diagram.
- 5. This text does not indicate orientation of the actual part-marking.

Pin Names

Left Port	Right Port	Names
CEOL, CE1L	Œ0R, CE1R	Chip Enables
R/WL	R/WR	Read/Write Enable
ŌĒL	OE R	Output Enable
AOL - A14L	A0R - A14R	Address
I/O0L - I/O8L	I/Oor - I/O8R	Data Input/Output
CLKL	CLKR	Clock
ADSL	ĀDS̄ _R	Address Strobe
CNTENL	<u>CNTEN</u> R	Counter Enable
CNTRSTL	<u>CNTRST</u> _R	Counter Reset
FT/PIPEL	FT/PIPER	Flow-Through/Pipeline
V	СС	Power
G	ND	Ground

5644 tbl 01

<u>Truth Table I—Read/Write and Enable Control(1,2,3)</u>

ŌĒ	CLK	Œ	CE1	R/W	I/O ₀₋₈	Mode
Х	1	Н	Х	Х	High-Z	Deselected—Power Down
Х	1	Χ	L	Х	High-Z	Deselected—Power Down
Х	1	L	Н	L	DATAIN	Write
L	1	L	Н	Н	DATAout	Read
Н	Х	L	Н	Х	High-Z	Outputs Disabled

NOTES:

- 1. "H" = V_{IH} , "L" = V_{IL} , "X" = Don't Care. 2. \overline{ADS} , \overline{CNTEN} , \overline{CNTRST} = X.
- 3. $\overline{\text{OE}}$ is an asynchronous input signal.

Truth Table II—Address Counter Control^(1,2,6)

Address	Previous Address	Addr Used	CLK ⁽⁶⁾	ĀDS	CNTEN	CNTRST	I/O ⁽³⁾	MODE
An	Х	An	1	L ⁽⁴⁾	Х	Н	Dvo (n)	External Address Used
Х	An	An + 1	1	Н	L ⁽⁵⁾	Н	D <i>v</i> O(n+1)	Counter Enabled—Internal Address generation
Χ	An + 1	An + 1	1	Н	Н	Н	D <i>v</i> O(n+1)	External Address Blocked—Counter disabled (An + 1 reused)
Χ	Х	Αo	1	Χ	χ	L ⁽⁴⁾	D vo(0)	Counter Reset to Address 0

NOTES:

5644 tbl 03

5644 tbl 02

- 1. "H" = VIH, "L" = VIL, "X" = Don't Care. 2. \overline{CE}_0 and \overline{OE} = VIL; CE1 and R/ \overline{W} = VIH.
- 3. Outputs configured in Flow-Through Output mode: if outputs are in Pipelined mode the data out will be delayed by one cycle.
- 4. ADS and CNTRST are independent of all other signals including CEo and CE1.
- 5. The address counter advances if $\overline{\text{CNTEN}} = \underline{\text{VIL}}$ on the rising edge of CLK, regardless of all other signals including $\overline{\text{CE}}_0$ and CE1.
- 6. While an external address is being loaded (ADS = VIL), RW = VIH is recommended to ensure data is not written arbitrarily.

Recommended Operating Temperature and Supply Voltage⁽¹⁾

Grade	Ambient Temperature ⁽²⁾	GND	Vcc		
Commercial	0°C to +70°C	OV	5.0V <u>+</u> 10%		
Industrial	-40°C to +85°C	0V	5.0V <u>+</u> 10%		

5644 tbl 04

NOTES

- Industrial temperature: for specific speeds, packages and powers contact your sales office.
- 2. This is the parameter Ta. This is the "instant on" case temperature.

Recommended DC Operating Conditions

Symbol	Parameter	Min.	Тур.	Max.	Unit
V cc	Supply Voltage	4.5	5.0	5.5	V
GND	Ground	0	0	0	V
V⊪	Input High Voltage	2.2	_	6.0(1)	V
VIL	Input Low Voltage	-0.5 ⁽²⁾	_	0.8	V

NOTES:

NOTES:

5644 tb1 05

- 1. VTERM must not exceed Vcc + 10%.
- 2. $V_{IL} \ge -1.5V$ for pulse width less than 10ns.

Absolute Maximum Ratings(1)

Symbol	Rating	Commercial & Industrial	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7.0	>
TBIAS	Temperature Under Bias	-55 to +125	°C
Tstg	Storage Temperature	-65 to +150	°C
Іоит	DC Output Current	50	mA

NOTES:

5644 tbl 06

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. VTERM must not exceed Vcc + 10% for more than 25% of the cycle time or 10ns maximum, and is limited to ≤ 20mA for the period of VTERM ≥ Vcc + 10%.

Capacitance⁽¹⁾

$(TA = +25^{\circ}C, f = 1.0MHz)$

Symbol	Parameter	Conditions ⁽²⁾	Max.	Unit	
Cin	Input Capacitance	$V_{IN} = 3dV$	9	pF	
Cout ⁽³⁾	Output Capacitance	Vout = 3dV	10	pF	

5644 tbl 07

- These parameters are determined by device characterization, but are not production tested
- 3dV references the interpolated capacitance when the input and output switch from 0V to 3V or from 3V to 0V.
- 3. Cout also references Ci/o.

DC Electrical Characteristics Over the Operating Temperature Supply Voltage Range (Vcc = 5.0V ± 10%)

			709 ⁻		
Symbol	Parameter	Test Conditions	Min.	Max.	Unit
LI	Input Leakage Current ⁽¹⁾	Vcc = 5.5V, $Vin = 0V$ to Vcc	_	5	μA
ILO	Output Leakage Current	$\overline{CE}_0 = VH \text{ or } CE_1 = VIL, VOUT = 0V \text{ to } VCC$	_	5	μA
Vol	Output Low Voltage	IOL = +4mA	-	0.4	٧
Voh	Output High Voltage	Iон = -4mA	2.4	_	V

NOTE:

1. At Vcc ≤ 2.0V input leakages are undefined.

5644 tbl 08

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range⁽³⁾ ($Vcc = 5V \pm 10\%$)

					7091 Com'l		7091 Coi & I	m'l	70917 Com'l		
Symbol	Parameter	Test Condition	Versi	on	Typ. ⁽⁴⁾	Max.	Typ. ⁽⁴⁾	Max.	Typ. ⁽⁴⁾	Max.	Unit
Icc	Dynamic Operating Current	CEL and CER= VIL	COM'L	L	275	465	250	400	230	355	mA
	(Both Ports Active)	Outputs Disabled f = fMAX ⁽¹⁾	IND	L	_	_	250	430	_	_	
ISB1	Standby Current (Both Ports - TTL	CEL = CER = VIH	COM'L	L	95	150	80	135	70	110	mA
	Level Inputs)	$f = fMAX^{(1)}$	IND	L	_		80	160	_	-	
ISB2	ISB2 Standby Current (One Port - TTL Level Inputs)	TTL \overline{CE} "B" = VIH ⁽³⁾	COM'L	L	200	295	175	275	150	240	mA
			IND	L		_	175	295		_	
ISB3	Full Standby Current	Both Ports CER and	COM'L	L	0.5	3.0	0.5	3.0	0.5	3.0	mA
(Both Ports - CMOS Level Inputs)	$ \overrightarrow{CEL} \ge VCC - 0.2V$ $ \overrightarrow{VIN} \ge VCC - 0.2V$ or $ \overrightarrow{VIN} \le 0.2V$, $ \overrightarrow{f} = 0^{(2)}$	IND	L	-		0.5	6.0	1			
ISB4		\overline{CE} "A" $\leq 0.2V$ and	COM'L	L	190	290	170	270	140	225	mA
(One Port - CMOS Level Inputs)			L	_	_	170	290		_		

NOTES:

1. At f = fMax, address and control lines (except Output Enable) are cycling at the maximum frequency clock cycle of 1/tcyc, using "AC TEST CONDITIONS" at input levels of

- 2. f = 0 means no address, clock, or control lines change. Applies only to input at CMOS level standby.
- 3. Port "A" may be either left or right port. Port "B" is the opposite from port "A".
- 4. Vcc = 5V, TA = 25°C for Typ, and are not production tested. Icc pc(f=0) = 150mA (Typ).
- 5. $CEx = VIL \text{ means } \overline{CE}_{0x} = VIL \text{ and } CE_{1x} = VIH$
 - $CEx = VIH means \overline{CE}_0x = VIH or CE_1x = VIL$
 - CEx \leq 0.2V means $\overline{\text{CE}}$ ox \leq 0.2V and CE1x \geq Vcc 0.2V
 - $CEx \ge Vcc 0.2V$ means $\overline{CE}_0x \ge Vcc 0.2V$ or $CE_1x \le 0.2V$
 - "X" represents "L" for left port or "R" for right port.

AC Test Conditions

<u> </u>	
Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns Max.
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	Figures 1,2 and 3

5644 tbl 10




Figure 1. AC Output Test load.

Figure 2. Output Test Load (For tckLz, tckHz, toLz, and toHz). *Including scope and jig.




Figure 3. Typical Output Derating (Lumped Capacitive Load).

AC Electrical Characteristics Over the Operating Temperature Range (Read and Write Cycle Timing)⁽³⁾ (Vcc = 5V ± 10%, TA = 0°C to +70°C)

			709179L7 Com'l Only			709179L12 Com'l Only		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Мах.	Unit
tcyc1	Clock Cycle Time (Flow-Through) ⁽²⁾	22	_	25	_	30	_	ns
tCYC2	Clock Cycle Time (Pipelined) ⁽²⁾	12	_	15	_	20	_	ns
tch1	Clock High Time (Flow-Through) ⁽²⁾	7.5	_	12	_	12	_	ns
tcl1	Clock Low Time (Flow-Through) ⁽²⁾	7.5	_	12	_	12	_	ns
tCH2	Clock High Time (Pipelined) ⁽²⁾	5	_	6	_	8	_	ns
tCL2	Clock Low Time (Pipelined) ⁽²⁾	5	_	6	_	8	_	ns
tr	Clock Rise Time	_	3	_	3	_	3	ns
tF	Clock Fall Time	_	3	_	3	_	3	ns
tsa	Address Setup Time	4	_	4	_	4	_	ns
tha	Address Hold Time	0	_	1	_	1	_	ns
tsc	Chip Enable Setup Time	4	_	4	_	4	_	ns
thc	Chip Enable Hold Time	0	_	1	_	1	_	ns
tsw	R/W Setup Time	4	_	4	_	4	_	ns
thw	R/W Hold Time	0	_	1	_	1	_	ns
tsD	Input Data Setup Time	4	_	4	_	4	_	ns
thd	Input Data Hold Time	0	_	1	_	1	_	ns
tsad	ADS Setup Time	4	_	4	_	4	_	ns
tHAD	ADS Hold Time	0	_	1	_	1	_	ns
tscn	CNTEN Setup Time	4	_	4	_	4	_	ns
then	CNTEN Hold Time	0	_	1	_	1	_	ns
tsrst	CNTRST Setup Time	4	_	4	_	4	_	ns
t HRST	CNTRST Hold Time	0	_	1	_	1	_	ns
toe	Output Enable to Data Valid		9	_	12	_	12	ns
tolz	Output Enable to Output Low-Z ⁽¹⁾	2	_	2	_	2	_	ns
tohz	Output Enable to Output High-Z ⁽¹⁾	1	7	1	7	1	7	ns
tcd1	Clock to Data Valid (Flow-Through) ⁽²⁾	_	18	_	20	_	25	ns
tCD2	Clock to Data Valid (Pipelined) ⁽²⁾	_	7.5	_	9	_	12	ns
toc	Data Output Hold After Clock High	2	_	2	_	2	_	ns
tckhz	Clock High to Output High-Z ⁽¹⁾	2	9	2	9	2	9	ns
tcklz	Clock High to Output Low-Z ⁽¹⁾	2	_	2	_	2	_	ns
Port-to-Port [Delay	•	•	•		•		
tcwdd	Write Port Clock High to Read Data Delay		28	_	35	_	40	ns
tccs	Clock-to-Clock Setup Time		10	_	15	_	15	ns
	•							

NOTES:


5644 tbl 11

^{1.} Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2). This parameter is guaranteed by device characterization, but is not production tested.


^{2.} The Pipelined output parameters (tcyc2, tcp2) to either the Left or Right ports when FT/PIPE = VIH. Flow-Through parameters (tcyc1, tcp1) apply when FT/PIPE = VIL for that port.

^{3.} All input signals are synchronous with respect to the clock except for the asynchronous Output Enable (OE), FT/PIPER and FT/PIPEL.

Timing Waveform of Read Cycle for Flow-Through Output (FT/PIPE"x" = VIL)(3,6)




Timing Waveform of Read Cycle for Pipelined Operation $(\overline{FT}/PIPE"x" = VIH)^{(3,6)}$




- 1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 2. $\overline{\text{OE}}$ is asynchronously controlled; all other inputs are synchronous to the rising clock edge.
- 3. $\overline{ADS} = VIL, \overline{CNTEN} \text{ and } \overline{CNTRST} = VIH.$
- 4. The output is disabled (High-Impedance state) by Œo = Viн or CE₁ = Vi∟ following the next rising edge of the clock. Refer to Truth Table 1.
- Addresses do not have to be accessed sequentially since ADS = VIL constantly loads the address on the rising edge of the CLK; numbers
 are for reference use only.
- 6. "X" here denotes Left or Right port. The diagram is with respect to that port.

Timing Waveform of a Bank Select Pipelined Read^(1,2)




Timing Waveform of Write with Port-to-Port Flow-Through Read^(4,5,7)




- 1. B1 Represents Bank #1; B2 Represents Bank #2. Each Bank consists of one IDT709179 for this waveform, and are setup for depth expansion in this example. ADDRESS(B1) = ADDRESS(B2) in this situation.
- 2. \overline{OE} and \overline{ADS} = VIL; CE1(B1), CE1(B2), R/ \overline{W} , \overline{CNTEN} , and \overline{CNTRST} = VIH.
- 3. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 4. $\overline{\text{CE}}_0$ and $\overline{\text{ADS}} = \text{Vil.}$; CE1, $\overline{\text{CNTEN}}$, and $\overline{\text{CNTRST}} = \text{Vil.}$
- 5. $\overline{OE} = VIL$ for the Right Port, which is being read from. $\overline{OE} = VIH$ for the Left Port, which is being written to.
- If tccs ≤ maximum specified, then data from right port READ is not valid until the maximum specified for tcwbb.
 If tccs > maximum specified, then data from right port READ is not valid until tccs + tcb1. tcwbb does not apply in this case.
- 7. All timing is the same for both Left and Right ports. Port "A" may be either Left or Right port. Port "B" is the opposite from Port "A".

Timing Waveform of Pipelined Read-to-Write-to-Read (OE = VIL)(3)




Timing Waveforn of Pipelined Read-to-Write-to-Read (OE Controlled)(3)




- 1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
- 3. CEo and ADS = VIL; CE1, CNTEN, and CNTRST = VIH. "NOP" is "No Operation".
- 4. Addresses do not have to be accessed sequentially since ADS = Vi∟ constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 5. "NOP" is "No Operation." Data in memory at the selected address may be corrupted and should be re-written to guarantee data integrity.

Timing Waveform of Flow-Through Read-to-Write-to-Read ($\overline{\text{OE}}$ = V_{IL})⁽³⁾




Timing Waveform of Flow-Through Read-to-Write-to-Read (OE Controlled)(3)




- 1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 2. Output state (High, Low, or High-impedance is determined by the previous cycle control signals.
- 3. $\overline{\text{CE}}_0$ and $\overline{\text{ADS}} = \text{ViL}$; CE1, $\overline{\text{CNTEN}}$, and $\overline{\text{CNTRST}} = \text{ViH}$. "NOP" is "No Operation".
- 4. Addresses do not have to be accessed sequentially since $\overline{ADS} = V_{IL}$ constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 5. "NOP" is "No Operation." Data in memory at the selected address may be corrupted and should be re-written to guarantee data integrity.

Timing Waveform of Pipelined Read with Address Counter Advance⁽¹⁾




Timing Waveform of Flow-Through Read with Address Counter Advance⁽¹⁾




- 1. $\overline{\text{CE}}_0$ and $\overline{\text{OE}} = \text{ViL}$; CE1, R/ $\overline{\text{W}}$, and $\overline{\text{CNTRST}} = \text{ViH}$.
- 2. If there is no address change via $\overline{ADS} = VIL$ (loading a new address) or $\overline{CNTEN} = VIL$ (advancing the address), i.e. $\overline{ADS} = VIH$ and $\overline{CNTEN} = VIH$, then the data output remains constant for subsequent clocks.

Timing Waveform of Write with Address Counter Advance (Flow-Through or Pipelined Outputs)⁽¹⁾



Timing Waveform of Counter Reset (Pipelined Outputs)(2)



- 1. \overline{CE}_0 and $R/\overline{W} = V_{IL}$; CE_1 and $\overline{CNTRST} = V_{IH}$.
- CE0 = VIL; CE1 = VIH.
- 3. The "Internal Address" is equal to the "External Address" when $\overline{ADS} = VIL$ and equals the counter output when $\overline{ADS} = VIH$.
- 4. Addresses do not have to be accessed sequentially since ADS = VIL constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 5. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
- 6. No dead cycle exists during counter reset. A READ or WRITE cycle may be coincidental with the counter reset cycle.
- 7. CNTEN = VIL advances Internal Address from 'An' to 'An +1'. The transition shown indicates the time required for the counter to advance. The 'An +1' Address is written to during this cycle.

A Functional Description

The IDT709179 provides a true synchronous Dual-Port Static RAM interface. Registered inputs provide minimal set-up and hold times on address, data, and all critical control inputs. All internal registers are clocked on the rising edge of the clock signal, however, the self-timed internal write pulse is independent of the LOW to HIGH transition of the clock signal.

An asynchronous output enable is provided to ease asynchronous bus interfacing. Counter enable inputs are also provided to stall the operation of the address counters for fast interleaved memory applications.

 $\overline{\text{CE}}_0 = \text{VIH}$ or CE1 = VIL for one clock cycle will power down the internal circuitry to reduce static power consumption. Multiple chip enables allow easier banking of multiple IDT709179's for depth expansion configurations. When the Pipelined output mode is enabled, two cycles are required with $\overline{\text{CE}}_0 = \text{VIL}$ and CE1 = VIH to re-activate the outputs.

Depth and Width Expansion

The IDT709179 features dual chip enables (refer to Truth Table I) in order to facilitate rapid and simple depth expansion with no requirements for external logic. Figure 4 illustrates how to control the various chip enables in order to expand two devices in depth.

The IDT709179 can also be used in applications requiring expanded width, as indicated in Figure 4. Since the banks are allocated at the discretion of the user, the external controller can be set up to drive the input signals for the various devices as required to allow for 18-bit or wider applications.





Figure 4. Depth and Width Expansion with IDT709179

Ordering Information



Datasheet Document History

08/1/01: Initial Data Sheet



CORPORATE HEADQUARTERS 2975 Stender Way

2975 Stender Way Santa Clara, CA 95054 for SALES:

800-345-7015 or 408-727-6116 fax: 408-492-8674 www.idt.com

for Tech Support: 831-754-4613 DualPortHelp@idt.com