### Features

- Fast Read Access Time 55ns
- Dual Voltage Range Operation
  - Low-voltage Power Supply Range, 3.0V to 3.6V or Standard 5V  $\pm$  10% Supply Range
- Pin Compatible with JEDEC Standard AT27C256R
- Low-power CMOS Operation
  - 20  $\,\mu\text{A}$  max. (less than 1  $\mu\text{A}$  typical) Standby for V\_{CC} = 3.6V
  - 29 mW max. Active at 5 MHz for  $V_{cc}$  = 3.6V
- JEDEC Standard Packages
  - 32-lead PLCC
  - 28-lead 330-mil SOIC
  - 28-lead TSOP
- High-reliability CMOS Technology
  - 2,000V ESD Protection
  - 200 mA Latchup Immunity
- Rapid<sup>™</sup> Programming Algorithm 100 µs/byte (typical)
- CMOS and TTL Compatible Inputs and Outputs
- JEDEC Standard for LVTTL
- Integrated Product Identification Code
  Commercial and Industrial Temperature Re
- Commercial and Industrial Temperature Ranges

### Description

The AT27LV256A is a high performance, low power, low voltage 262,144-bit one-time programmable read only memory (OTP EPROM) organized as 32K by 8 bits. It requires only one supply in the range of 3.0V to 3.6V in normal read mode operation, *(continued)* 


#### **Pin Configurations**

Pin Name	Function
A0 - A14	Addresses
00 - 07	Outputs
CE	Chip Enable
ŌĒ	Output Enable
NC	No Connect

# PLCC Top View

		$A_7$	A12	ΥPF	S	Š	A14	A13		
	~								-	
	ſ	4	с	2	-	32	31	8		
A6 🗆	5				0			29	□ A8	
A5 🗆	6							28	🗅 A9	
A4 🗆	7							27	□ A1	1
A3 🗆	8							26	D NC	
A2 🗆	9							25		
A1 🗆	1	0						24	D A10	0
A0 🗆	1	1						23	D CE	
NC 🗆	1:	2						22	<b>□</b> 07	
O0 🗆	1:	3_		6	~	~	~	_21	06	
		÷	÷	÷	÷	18	19	ຊ່		
									-	
		5	8	₽	è	ö	9	80		
				5	_			-		

Note: PLCC Package Pins 1 and 17 are DON'T CONNECT.





256K (32K x 8) Low-voltage OTP EPROM

# AT27LV256A

Rev. 0547C-05/00





making it ideal for fast, portable systems using battery power.

Atmel's innovative design techniques provide fast speeds that rival 5V parts while keeping the low power consumption of a 3.3V supply. At  $V_{CC} = 3.0V$ , any byte can be accessed in less than 55 ns. With a typical power dissipation of only 18 mW at 5 MHz and  $V_{CC} = 3.3V$ , the AT27LV256A consumes less than one fifth the power of a standard 5V EPROM.

Standby mode supply current is typically less than 1  $\mu\text{A}$  at 3.3V.

The AT27LV256A is available in industry standard JEDECapproved one-time programmable (OTP) plastic PLCC, SOIC and TSOP packages. All devices feature two-line control ( $\overline{CE}$ ,  $\overline{OE}$ ) to give designers the flexibility to prevent bus contention.


The AT27LV256A operating with V<sub>CC</sub> at 3.0V produces TTL level outputs that are compatible with standard TTL logic devices operating at V<sub>CC</sub> = 5.0V. The device is also capable of standard 5-volt operation making it ideally suited for dual supply range systems or card products that are pluggable in both 3-volt and 5-volt hosts.

Atmel's AT27LV256A has additional features to ensure high quality and efficient production use. The Rapid<sup>™</sup> Programming Algorithm reduces the time required to program the part and guarantees reliable programming. Programming time is typically only 100  $\mu$ s/byte. The Integrated Product Identification Code electronically identifies the device and manufacturer. This feature is used by industry standard programming equipment to select the proper programming algorithms and voltages. The AT27LV256A programs exactly the same way as a standard 5V AT27C256R and uses the same programming equipment.

### **System Considerations**

Switching between active and standby conditions via the Chip Enable pin may produce transient voltage excursions. Unless accommodated by the system design, these transients may exceed data sheet limits, resulting in device non-conformance. At a minimum, a 0.1  $\mu$ F high frequency, low inherent inductance, ceramic capacitor should be utilized for each device. This capacitor should be connected between the V<sub>CC</sub> and Ground terminals of the device, as close to the device as possible. Additionally, to stabilize the supply voltage level on printed circuit boards with large EPROM arrays, a 4.7  $\mu$ F bulk electrolytic capacitor should be utilized, again connected between the V<sub>CC</sub> and Ground terminals. This capacitor should be positioned as close as possible to the point where the power supply is connected to the array.

#### **Block Diagram**



## **Absolute Maximum Ratings\***

Temperature Under Bias40°C to +85°C	;
Storage Temperature65°C to +125°C	;
Voltage on Any Pin with Respect to Ground2.0V to +7.0V <sup>(1</sup>	)
Voltage on A9 with Respect to Ground2.0V to +14.0V <sup>(1)</sup>	)
V <sub>PP</sub> Supply Voltage with Respect to Ground2.0V to +14.0V <sup>(1</sup>	)

- \*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability
- Note: 1. Minimum voltage is -0.6V DC which may undershoot to -2.0V for pulses of less than 20 ns. Maximum output pin voltage is V<sub>CC</sub> + 0.75V DC which may be exceeded if certain precautions are observed (consult application notes) and which may overshoot to +7.0V for pulses of less than 20 ns.

### **Operating Modes**

Mode \ Pin	CE	OE	Ai	V <sub>PP</sub>	V <sub>cc</sub>	Outputs
Read <sup>(2)</sup>	V <sub>IL</sub>	V <sub>IL</sub>	Ai	$V_{CC}$	V <sub>CC</sub> <sup>(2)</sup>	D <sub>OUT</sub>
Output Disable <sup>(2)</sup>	V <sub>IL</sub>	V <sub>IH</sub>	X <sup>(1)</sup>	V <sub>CC</sub>	V <sub>CC</sub> <sup>(2)</sup>	High Z
Standby <sup>(2)</sup>	V <sub>IH</sub>	X <sup>(1)</sup>	X <sup>(1)</sup>	V <sub>CC</sub>	V <sub>CC</sub> <sup>(2)</sup>	High Z
Rapid Program <sup>(3)</sup>	V <sub>IL</sub>	V <sub>IH</sub>	Ai	V <sub>PP</sub>	V <sub>CC</sub> <sup>(3)</sup>	D <sub>IN</sub>
PGM Verify <sup>(3)</sup>	X <sup>(1)</sup>	V <sub>IL</sub>	Ai	V <sub>PP</sub>	V <sub>CC</sub> <sup>(3)</sup>	D <sub>OUT</sub>
Optional PGM Verify <sup>(3)</sup>	V <sub>IL</sub>	V <sub>IL</sub>	Ai	V <sub>CC</sub>	V <sub>CC</sub> <sup>(3)</sup>	D <sub>OUT</sub>
PGM Inhibit <sup>(3)</sup>	V <sub>IH</sub>	V <sub>IH</sub>	X <sup>(1)</sup>	V <sub>PP</sub>	V <sub>CC</sub> <sup>(3)</sup>	High Z
Product Identification <sup>(3)(5)</sup>	V <sub>IL</sub>	V <sub>IL</sub>	$\begin{array}{l} A9=V_{H}^{(4)}\\ A0=V_{IH} \text{ or } V_{IL}\\ A1-A14=V_{IL} \end{array}$	V <sub>CC</sub>	V <sub>CC</sub> <sup>(3)</sup>	Identification Code

Notes: 1. X can be  $V_{IL}$  or  $V_{IH}$ .

- 2. Read, output disable, and standby modes require, 3.0V  $\leq$  V\_{CC}  $\leq$  3.6V, or 4.5V  $\leq$  V\_{CC}  $\leq$  5.5V.
- 3. Refer to Programming Characteristics. Programming modes require  $V_{CC} = 6.5V$ .
- 4.  $V_{H} = 12.0 \pm 0.5 V.$
- Two identifier bytes may be selected. All Ai inputs are held low (V<sub>IL</sub>), except A9 which is set to V<sub>H</sub> and A0 which is toggled low (V<sub>IL</sub>) to select the Manufacturer's Identification byte and high (V<sub>IH</sub>) to select the Device Code byte.



## DC and AC Operating Conditions for Read Operation

			AT27LV256A						
		-55	-70	-90	-12	-15			
Operating Temperature	Com.	0°C - 70°C							
(Case)	Ind.	-40°C - 85°C							
		3.0V to 3.6V							
V <sub>CC</sub> Power Supply		5V ± 10%							

## **DC and Operating Characteristics for Read Operation**

Symbol	Parameter	Condition	Min	Мах	Units
V <sub>CC</sub> = 3.0V	/ to 3.6V				
ILI	Input Load Current	$V_{IN} = 0V$ to $V_{CC}$		±1	μA
I <sub>LO</sub>	Output Leakage Current	$V_{OUT} = 0V$ to $V_{CC}$		±5	μA
I <sub>PP1</sub> <sup>(2)</sup>	V <sub>PP</sub> <sup>(1)</sup> Read/Standby Current	$V_{PP} = V_{CC}$		10	μA
	)/ <sup>(1)</sup> Otomolihu Ouwrant	$I_{SB1}$ (CMOS), $\overline{CE} = V_{CC \pm} 0.3V$		20	μA
I <sub>SB</sub>	V <sub>CC</sub> <sup>(1)</sup> Standby Current	$I_{SB2}$ (TTL), $\overline{CE} = 2.0$ to $V_{CC} + 0.5V$		100	μA
I <sub>cc</sub>	V <sub>CC</sub> Active Current	f = 5 MHz, $I_{OUT}$ = 0 mA, $\overline{CE}$ = $V_{IL}$		8	mA
V <sub>IL</sub>	Input Low Voltage		-0.6	0.8	V
V <sub>IH</sub>	Input High Voltage		2.0	V <sub>CC</sub> + 0.5	V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 2.0 mA		0.4	V
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -2.0 mA	2.4		V
V <sub>CC</sub> = 4.5V	′ to 5.5V				
I <sub>LI</sub>	Input Load Current	$V_{IN} = 0V$ to $V_{CC}$		±1	μA
I <sub>LO</sub>	Output Leakage Current	$V_{OUT} = 0V$ to $V_{CC}$		±5	μA
PP1 <sup>(2)</sup>	V <sub>PP</sub> <sup>(1)</sup> Read/Standby Current	$V_{PP} = V_{CC}$		10	μA
I	V <sup>(1)</sup> Standby Current	$I_{SB1}$ (CMOS), $\overline{CE} = V_{CC} \pm 0.3V$		100	μA
I <sub>SB</sub>	V <sub>CC</sub> <sup>(1)</sup> Standby Current	$I_{SB2}$ (TTL), $\overline{CE}$ = 2.0 to $V_{CC}$ + 0.5V		1	mA
I <sub>cc</sub>	V <sub>CC</sub> Active Current	$f = 5 \text{ MHz}, I_{OUT} = 0 \text{ mA}, \overline{CE} = V_{IL}$		20	mA
V <sub>IL</sub>	Input Low Voltage		-0.6	0.8	V
V <sub>IH</sub>	Input High Voltage		2.0	V <sub>CC</sub> + 0.5	V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 2.1 mA		0.4	V
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -400 μA	2.4		V

Notes: 1. V<sub>CC</sub> must be applied simultaneously with or before V<sub>PP</sub> and removed simultaneously with or after V<sub>PP</sub>


2. V<sub>PP</sub> may be connected directly to V<sub>CC</sub>, except during programming. The supply current would then be the sum of I<sub>CC</sub> and I<sub>PP</sub>

## **AC Characteristics for Read Operation**

 $V_{CC}$  = 3.0V to 3.6V and 4.5V to 5.5V

				AT27LV256A									
			-{	55	-7	70	-90		-12		-15		
Symbol	Parameter	Condition	Max	Min	Min	Мах	Min	Max	Min	Max	Min	Max	Units
t <sub>ACC</sub> <sup>(3)</sup>	Address to Output Delay	$\overline{CE} = \overline{OE} = V_{IL}$		55		70		90		120		150	ns
t <sub>CE</sub> <sup>(2)</sup>	CE to Output Delay	$\overline{OE} = V_{IL}$		55		70		90		120		150	ns
t <sub>OE</sub> <sup>(2)(3)</sup>	OE to Output Delay	$\overline{CE} = V_{IL}$		35		50		50		50		60	ns
t <sub>DF</sub> <sup>(4)(5)</sup>	OE or CE High to Output Float, whichever occurred first			30		40		40		40		50	ns
t <sub>он</sub>	Output Hold from Address, CE or OE, whichever occurred first		0		0		0		0		0		ns

## AC Waveforms for Read Operation<sup>(1)</sup>



Notes: 1. Timing measurement references are 0.8V and 2.0V. Input AC drive levels are 0.45V and 2.4V, unless otherwise specified.

2.  $\overline{OE}$  may be delayed up to t<sub>CE</sub> - t<sub>OE</sub> after the falling edge of  $\overline{CE}$  without impact on t<sub>CE</sub>.

3.  $\overline{OE}$  may be delayed up to  $t_{ACC}$  -  $t_{OE}$  after the address is valid without impact on  $t_{ACC}$ .


4. This parameter is only sampled and is not 100% tested.

5. Output float is defined as the point when data is no longer driven.






### Input Test Waveforms and Measurement Levels



### **Output Test Load**



Note: CL = 100 pF including jig capacitance.


## **Pin Capacitance**

f = 1 MHz, T =  $25^{\circ}C^{(1)}$ 

Symbol	Тур	Мах	Units	Conditions	
C <sub>IN</sub>	4	8	pF	$V_{IN} = 0V$	
C <sub>OUT</sub>	8	8 12 pF		$V_{OUT} = 0V$	

Note: 1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested.

## **Programming Waveforms**<sup>(1)</sup>



Notes: 1. The Input Timing Reference is 0.8V for  $\rm V_{IL}$  and 2.0V for  $\rm V_{IH}.$ 

- 2.  $t_{OE}$  and  $t_{DFP}$  are characteristics of the device but must be accommodated by the programmer.
- 3. When programming the AT27LV256A a 0.1  $\mu F$  capacitor is required across V\_{PP} and ground to suppress spurious voltage transients.

#### **DC Programming Characteristics**

TA = 25  $\pm$  5°C, VCC = 6.5  $\pm$  0.25V, V\_{PP} = 13.0  $\pm$  0.25V

			Lir	Limits	
Symbol	Parameter	Test Conditions	Min	Max	Units
I <sub>LI</sub>	Input Load Current	$V_{IN} = V_{IL}, V_{IH}$		±10	μA
V <sub>IL</sub>	Input Low Level		-0.6	0.8	V
V <sub>IH</sub>	Input High Level		2.0	V <sub>cc</sub> + 0.5	V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 2.1 mA		0.4	V
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -400 μA	2.4		V
I <sub>CC2</sub>	$V_{\rm CC}$ Supply Current (Program and Verify)			25	mA
I <sub>PP2</sub>	V <sub>PP</sub> Current	$\overline{CE} = V_{IL}$		25	mA
V <sub>ID</sub>	A9 Product Identification Voltage		11.5	12.5	V





### **AC Programming Characteristics**

 $T_{A} = 25 \pm 5^{\circ}C, \ V_{CC} = 6.5 \pm 0.25V, \ V_{PP} = 13.0 \pm 0.25V$ 

			Liı	nits		
Symbol	Parameter	Test Conditions <sup>(1)</sup>	Min	Min Max		
t <sub>AS</sub>	Address Setup Time		2		μs	
t <sub>OES</sub>	OE Setup Time	Input Diss and Fall Timesu	2		μs	
t <sub>DS</sub>	Data Setup Time	Input Rise and Fall Times: (10% to 90%) 20 ns	2		μs	
t <sub>AH</sub>	Address Hold Time		0		μs	
t <sub>DH</sub>	Data Hold Time	Input Pulse Levels:	2		μs	
t <sub>DFP</sub>	OE High to Output Float Delay <sup>(2)</sup>	0.45V to 2.4V	0	130	ns	
t <sub>VPS</sub>	V <sub>PP</sub> Setup Time	Input Timing Reference Level:	2		μs	
t <sub>VCS</sub>	V <sub>CC</sub> Setup Time	0.8V to 2.0V	2		μs	
t <sub>PW</sub>	CE Program Pulse Width <sup>(3)</sup>	Output Timing Reference Level:	95	105	μs	
t <sub>OE</sub>	Data Valid from OE <sup>(2)</sup>	0.8V to 2.0V		150	ns	
t <sub>PRT</sub>	V <sub>PP</sub> Pulse Rise Time During Programming		50		ns	

Notes: 1.  $V_{CC}$  must be applied simultaneously or before  $V_{PP}$  and removed simultaneously or after  $V_{PP}$ 

2. This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven—see timing diagram.

3. Program Pulse width tolerance is 100  $\,\mu\text{sec}\pm5\%.$ 

### Atmel's 27LV256A Integrated Product Identification Code<sup>(1)</sup>


	Pins							Hex		
Codes	<b>A</b> 0	07	<b>O</b> 6	O5	04	O3	02	01	00	Data
Manufacturer	0	0	0	0	1	1	1	1	0	1E
Device Type	1	1	0	0	0	1	1	0	0	8C

Note: 1. The AT27LV256A has the same Product Identification Code as the AT27C256R. Both are programming compatible.

AT27LV256A

### **Rapid Programming Algorithm**

A 100  $\mu$ s  $\overline{CE}$  pulse width is used to program. The address is set to the first location. V<sub>CC</sub> is raised to 6.5V and V<sub>PP</sub> is raised to 13.0V. Each address is first programmed with one 100  $\mu$ s  $\overline{CE}$  pulse without verification. Then a verification / reprogramming loop is executed for each address. In the event a byte fails to pass verification, up to 10 successive 100  $\mu$ s pulses are applied with a verification after each pulse. If the byte fails to verify after 10 pulses have been applied, the part is considered failed. After the byte verifies properly, the next address is selected until all have been checked.  $V_{PP}$  is then lowered to 5.0V and  $V_{CC}$  to 5.0V. All bytes are read again and compared with the original data to determine if the device passes or fails.








# **Ordering Information**

t <sub>ACC</sub>	I <sub>cc</sub>	(mA)			
(ns)	Active	Standby	Ordering Code	Package	<b>Operation Range</b>
55	8	0.02	AT27LV256A-55JC	32J	Commercial
			AT27LV256A-55RC	28R	(0°C to 70°C)
			AT27LV256A-55TC	28T	
	8	0.02	AT27LV256A-55JI	32J	Industrial
			AT27LV256A-55RI	28R	(-40°C to 85°C)
			AT27LV256A-55TI	28T	
70	8	0.02	AT27LV256A-70JC	32J	Commercial
			AT27LV256A-70RC	28R	(0°C to 70°C)
			AT27LV256A-70TC	28T	
	8	0.02	AT27LV256A-70JI	32J	Industrial
			AT27LV256A-70RI	28R	(-40°C to 85°C)
			AT27LV256A-70TI	28T	
90	90 8	0.02	AT27LV256A-90JC	32J	Commercial
			AT27LV256A-90RC	28R	(0°C to 70°C)
			AT27LV256A-90TC	28T	
	8	0.02	AT27LV256A-90JI	32J	Industrial
			AT27LV256A-90RI	28R	(-40°C to 85°C)
			AT27LV256A-90TI	28T	
120	8	0.02	AT27LV256A-12JC	32J	Commercial
			AT27LV256A-12RC	28R	(0°C to 70°C)
			AT27LV256A-12TC	28T	
	8	0.02	AT27LV256A-12JI	32J	Industrial
			AT27LV256A-12RI	28R	(-40°C to 85°C)
			AT27LV256A-12TI	28T	
150	8	0.02	AT27LV256A-15JC	32J	Commercial
			AT27LV256A-15RC	28R	(0°C to 70°C)
			AT27LV256A-15TC	28T	
	8	0.02	AT27LV256A-15JI	32J	Industrial
			AT27LV256A-15RI	28R	(-40°C to 85°C)
			AT27LV256A-15TI	28T	

Package Type	
32J	32-lead, Plastic J-Leaded Chip Carrier (PLCC)
28R	28-lead, 0.330" Wide, Plastic Gull Wing Small Outline (SOIC)
28T	28-lead, Thin Small Outline Package (TSOP)

# AT27LV256A

## **Packaging Information**







#### **Atmel Headquarters**

Corporate Headquarters 2325 Orchard Parkway San Jose, CA 95131 TEL (408) 441-0311 FAX (408) 487-2600

#### Europe

Atmel U.K., Ltd. Coliseum Business Centre Riverside Way Camberley, Surrey GU15 3YL England TEL (44) 1276-686-677 FAX (44) 1276-686-697

#### Asia

Atmel Asia, Ltd. Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimhatsui East Kowloon Hong Kong TEL (852) 2721-9778 FAX (852) 2722-1369

#### Japan

Atmel Japan K.K. 9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan TEL (81) 3-3523-3551 FAX (81) 3-3523-7581

#### **Atmel Operations**

Atmel Colorado Springs 1150 E. Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TEL (719) 576-3300 FAX (719) 540-1759

Atmel Rousset Zone Industrielle 13106 Rousset Cedex France TEL (33) 4-4253-6000 FAX (33) 4-4253-6001

#### *Fax-on-Demand* North America: 1-(800) 292-8635 International: 1-(408) 441-0732

*e-mail* literature@atmel.com

Web Site http://www.atmel.com

*BBS* 1-(408) 436-4309

#### © Atmel Corporation 2000.

Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

Marks bearing <sup>®</sup> and/or <sup>™</sup> are registered trademarks and trademarks of Atmel Corporation.

Terms and product names in this document may be trademarks of others.

